Module and Application Description

Application

The module is used for stored-program binary and analog control tasks on the drive, group and unit control levels. It can be used for the following applications:

- Drive control of unidirectional drives
- Drive control of actuators
- Drive control of solenoid valves
- Binary function group control (sequential and logic)
- 3-step control
- Signal conditioning

The module is intended for use in connection with the multi-purpose processing station.

The module can be operated in three different modes:

- Binary control mode (and analog basic functions) with variable cycle time
- Analog control mode (and binary control) with fixed, selectable cycle time
- Signal conditioning mode with fixed cycle time and disturbance bit output

The operating mode is selected by means of function block TXT1, which is the first to appear in the structure.

In the binary control mode, up to 4 binary function group controls or 4 drive controls, or combinations of drive and binary function group controls can be implemented for each module (noting the module cycle time).

In the analog control mode, a maximum of 4 analog control loops in the form of 3-step controllers - depending on the regulating time of the actuator - can be implemented for each module (see "Operating modes").

The module incorporates 4 hardware interfaces to the switchgear and the process.

Features

The module address is set automatically by plugging the module into the PROCONTROL station.

The telegrams received via the station-bus are checked by the module for error-free transfer via their parity bits.

The telegrams sent by the module to the bus are provided with parity bits to ensure error-free transfer.

The user program is filed in a non-volatile memory (EEPROM). It can be loaded and changed from the PDDS via the bus.

The module is ready for operation as soon as a valid user list is loaded.

For communication with the process and the switchgear, the module requires the following voltage:

USA/USB Operating voltage +24 V branched internally into the following voltages:

US11 Supply of contacts of process interface 1
US21 Supply of contacts of process interface 2
US31 Supply of contacts of process interface 3
US41 Supply of contacts of process interface 4

The voltages US11...US41 are short-circuit-proof and designed to prevent any interaction.

The operating voltages and the external logic signals are related to reference conductor Z.

The following annunciations are indicated at the front of the module via light-emitting diodes:

ST Disturbance
SG Module disturbance

Light-emitting diode ST signals any disturbances in the module and in data communication with the module. Light-emitting diode SG signals module disturbances only.
Module design

The module essentially consists of the following:

- Process interface
- Station-bus interface
- Processing section

Process interface

In the process interface, the process signals are adapted to the module-internal signal level.

Station-bus interface

In the station bus interface, the module signals are adapted to the bus. This essentially involves a parallel/serial conversion.

Processing section

In order to process the signals coming from the process and the bus, the module is provided with a microprocessor which works in conjunction with the following memory areas via a module-internal bus:

<table>
<thead>
<tr>
<th>Contents</th>
<th>Storage medium</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating program</td>
<td>EPROM</td>
</tr>
<tr>
<td>Function blocks</td>
<td>EPROM</td>
</tr>
<tr>
<td>User program (structure, address, parameters, limit value and simulation list)</td>
<td>EEPROM</td>
</tr>
<tr>
<td>User program (structure, address, parameter, limit value and simulation list)</td>
<td>RAM</td>
</tr>
<tr>
<td>History values</td>
<td>RAM</td>
</tr>
<tr>
<td>Current module input and output signals (shared memory)</td>
<td>RAM</td>
</tr>
</tbody>
</table>

The operating program enables the microprocessor to perform the basic operations of the module.

The memory for the function blocks contains ready programs for implementing the various functions.

The function blocks available in a particular operating mode are selected in such a way that the specified task can be performed without additional modules. For instance, in the analog control mode, it is possible to implement a superposed setpoint control in addition to the single-variable analog control.

All function blocks together with their inputs and outputs can be called by the user via the Programming, Diagnosis and Display System (PDDS).

The memory for the user program contains information as to:

- how the function modules are interconnected,
- which module inputs and outputs are allocated to the inputs and outputs of the function blocks,
- which constants are specified to the individual inputs of the function blocks,
- which parameters are specified to the individual inputs of the function blocks,
- which plant signals are allocated to the module inputs and outputs,
- which function blocks serve the process interfaces,
- which sets of limit values are allocated to the analog values,
- which calculated function results and module input and output signals are simulated.

This information is specified by the user according to the plant involved.

The complete user program is filed for normal operation in an EEPROM. For optimizing purposes, it is possible to work with a modified copy of the user program in the RAM, which must then be taken over into the EEPROM upon completion of the optimizing process.

Settings (mainly in the analog control) can be either preset by the user directly at the appropriate function block inputs or alternatively specified in a separate parameter list.

When limit signals are formed by means of function block GRE, the limit values (4 per GRE) are specified in a limit value list.

Parameter and limit value lists can be changed (on line) at any time during operation. In this case, they are stored in the RAM or the assigned EEPROM, allocated to RAM and EEPROM operation respectively.

Data exchange between the module and the bus system proceeds via the memory for the module input and output signals. It serves to buffer the signals.
Structuring

During structuring, module inputs and outputs are allocated to the neutral inputs and outputs of the individual function blocks, or constants and parameters or outputs of other function blocks (calculated function results) are specified to the inputs of the function blocks. Structuring is performed on the basis of the data supplied by the user in the form of a so-called structure list.

The following limit values of the module have to be observed during structuring:

- max. no. of module inputs 287
- max. no. of simulatable module inputs 32
- max. no. of module outputs 223
- max. no. of calculated function results 255
- max. no. of timers 128
- max. no. of parameters 80
- max. no. limit value sets 16
- max. no. of drive control functions (binary control, analog control) e.g. ASE, ASS, ASM and ASI functions 4
- max. no. of group control functions e.g. GSA and GSV functions 4
- max. no. of lines in the structure list 2789
- Length of historic values list (bytes) 768
- Design of shared memory (see “Addressing”)

One line means one entry on the PDDS.

The proper procedure to be followed for structuring the function blocks is shown in the Function Block Descriptions.

Addressing

General

The signal exchange between the module and the bus system takes place via a shared memory. Here, incoming telegrams to be received by the module and calculated function results which are to leave the module are buffered.

The shared memory has source registers for telegrams to be transmitted and sink registers for telegrams to be received. Register numbers 0 to 63 are defined as source registers and numbers 64 to 199 as sink registers.

The allocation of the module input and output signals to the shared memory registers is determined from the PDDS on the basis of data supplied by the user.

The user data are in the form of address lists.

Address list for module inputs

In the address list for module inputs, the source location or the process interface associated with the signal to be received is allocated to each module input.

In the case of module inputs receiving their signal via the bus, addressing is done by allocating the source location address to EGn, e.g.:

<table>
<thead>
<tr>
<th>Input</th>
<th>Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>EG1</td>
<td>1, 32, 24, 8, 7</td>
</tr>
</tbody>
</table>

Bit No. (0 - 15)
Register No. (0 - 255)
Module No. (0 - 58)
Multi-purpose processing station No. (1 - 249)
System No. (0 - 3)

In the case of module inputs receiving their signal via the process interface, addressing is done by allocating the process interface to EGn, e.g.:

<table>
<thead>
<tr>
<th>Input</th>
<th>Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>EG1</td>
<td>VP2</td>
</tr>
</tbody>
</table>

Process interface 2 (1 - 4)

In the case of module inputs receiving their signal from the process operator station, addressing is done by allocating L to EGn, e.g.:

<table>
<thead>
<tr>
<th>Input</th>
<th>Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>EG1</td>
<td>L</td>
</tr>
</tbody>
</table>

Destination telegram from POS

The address list for inputs is translated by the PDDS into two module-internal lists, the "Bus address list" and the "Allocation list Module inputs".

The bus address list contains all telegrams to be used by the module, as well as the source location address and the sink register number.

Incoming telegrams whose addresses are included in the bus address list, are written to the sink register of the shared memory. Incoming telegrams whose addresses are not included in the bus address list are ignored by the module.

The allocation list Module inputs includes, for each module input, the associated sink register number and, in the case of binary values, also the bit position.
Address list for module outputs to the bus

In the address list for module outputs, a source register is defined for each signal to be output from the module, and a source bit is additionally defined in the case of binary signals, e.g.:

<table>
<thead>
<tr>
<th>Output</th>
<th>Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>AG1</td>
<td>1, 5</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit No.</th>
<th>Register No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>(1 - 15)</td>
<td>(0 - 63)</td>
</tr>
</tbody>
</table>

Addressing of the process interface for the relay outputs

In the case of module outputs supplying their signal to the relay interface, addressing is done in the structure list by allocation of ARn, with n denoting the number of the relay interface, e.g.:

<table>
<thead>
<tr>
<th>Signal</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM2</td>
<td>AR1</td>
</tr>
</tbody>
</table>

Address formation

The system and station addresses are set on the station bus coupling module (or on the station bus control module) and transmitted from this module to all other modules of a PROCONTROL station.

The module addresses are defined by connections on the backplane, so that each module is set automatically to the associated address while being plugged into a slot.

Limit value list

The limit value list contains a set of 4 limit values for each of a maximum of 16 function blocks GRE (limit signal formation for one analog value). It is stored in the EEPROM and - in the case of RAM operation - in the RAM.

Limit value lists can be changed at any time from the PDDS and POS by way of a "Job memory" (RAM). Changes are stored in the EEPROM in the case of EEPROM operation, and in the RAM in the case of RAM operation. The limit value list is taken over from the RAM into the EEPROM, and vice versa, together with the user list.

Parameter list

The parameter list contains up to 80 values for parameters of the function blocks. It is handled and stored in the same way as the limit value list.

Simulation list

Using the PDDS, it is possible to "simulate" up to 32 module signals (calculated function results, module inputs and outputs) by overwriting them with constant values. This simulation list is handled and stored in the same way as the limit value list.

Event generation

The module is requested by the PROCONTROL system once every cycle to transmit the information filed in the source registers of the shared memory.

If any values change within the cycle time, this is treated as an event.

The module recognizes the following occurrences as events:
- Change of status in the case of binary values
- Change of an analog value by a permanently set threshold value of approx. 0.39 % and elapse of a time delay of 200 ms since the last transfer (cyclic or event).

If an event occurs, cyclic operation is interrupted and the new values are transferred to the bus with priority.

Disturbance bit evaluation, receive monitoring function

The telegrams supplied via the bus may be provided with a fault flag on bit position 0. This fault flag is generated by the source module on the basis of plausibility checks, and the disturbance bit is set to "1" in the event that specific disturbances are present (see Function Block Descriptions).

In order to be able to recognize errors during signal transfer, the module also incorporates a feature that monitors the input telegrams for cyclic renewal. If a telegram has not been renewed within a certain time, (e.g. due to failure of the source module), bit 0 is set to "1" in the allocated sink register of the shared memory. In binary value telegrams, all the binary values are simultaneously set to "0". In the case of analog values, the previous value is retained.

A set disturbance bit does not automatically involve a reaction in the sink module. If the disturbance bit of a telegram is to be evaluated, provision must be made for this during structuring.

In the "Binary control" and "Analog control" modes, disturbance bits of received telegrams can only be used within the module. They are not included in telegrams to be transmitted.

In the "Signal conditioning" mode, disturbance bits are also included in transmitted telegrams.
Diagnosis and annunciation functions

**Disturbance annunciations on the module**

The following annunciations are signalled on the front of the module by light-emitting diodes (LED):

<table>
<thead>
<tr>
<th>Designation of LED</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Disturbance ST</td>
<td>Signals all disturbances in the module and disturbances in data communication with the module.</td>
</tr>
<tr>
<td>Module disturbance SG</td>
<td>Signals module disturbances only.</td>
</tr>
</tbody>
</table>

Light-emitting diode ST signals all disturbances in the module and disturbances in data communication with the module. Light-emitting diode SG signals module disturbances only.

**Disturbance annunciations to the alarm annunciation system**

The alarm annunciation system and the control diagnosis system CDS receive disturbance annunciations from the control module via the bus.

**Diagnosis**

The incoming telegrams, the generation of the telegrams to be transmitted, and internal signal processing are monitored for errors in the processing section of the module (self-diagnosis).

In the event of a disturbance, the type of disturbance is filed in the diagnosis register and, at the same time, a general disturbance annunciation is sent to the PROCONTROL system.

When requested, the module transfers a telegram with the data stored in the diagnosis register (register 246) (see Fig.1).

The contents of the diagnosis register, the annunciations sent over the general disturbance line, the annunciations on the CDS and the annunciation disturbance ST are shown in Fig.1.
**Figure 1: 83SR04 diagnostic messages**

If the announcement 'Process channel fault' appears in the diagnosis register, this is due to any of the following causes:

- Short circuit at outputs US1...US41

*) The control diagnosis system (CDS) provides a description for every message number. This description comprises:
- Information about cause and effect of the disturbance
- Recommendations for elimination.

Thus, fast disturbance elimination is ensured.
Operating states of the module

**Initialization and bootstrapping with user lists**

Initialization is accomplished either by plugging the module into its slot or after connection of the voltage.

The initialization process causes the module to assume a defined initial state. Light-emitting diodes ST and SG light during this process.

No user program is available when the module is started up for the first time. As a result, the module signals "Processing disturbed", and the light-emitting diodes ST and SG light.

As a first step, it is necessary to transfer the user program from the PDDS, via the bus, to the RAM of the module. If this operation is started with the structure list, the PDDS calls all other lists automatically. To avoid the transmission of incorrect lists, the PDDS checks the place of installation and the address before each transmission job. The module checks every incoming list for plausibility.

Now, the complete user program can be transferred to the EEPROM by a command from the PDDS.

Following this, the module is ready for operation, and the light-emitting diodes ST and SG are deenergized.

**Normal operation**

The module processes the user program filed in the EEPROM.

In normal operation, the signals arriving over the bus and the process interface are processed in accordance with the instructions contained in the structure list.

In line with these instructions, commands are output to the switchgear, and checkback signals indicating the process status are transmitted via the bus.

**Modification of the parameter and limit value lists**

The parameters and limit values can be changed from the PDDS (see, "Limit value list" and "Parameter list").

Modifying of the structure and address lists

The structure and address lists can be transferred to the PDDS, modified there and transferred back to the module. To do so, the following procedure should be followed:

- The module should be in the EEPROM mode
- copy the complete user program from the EEPROM to the RAM, using the PDDS command "KOP"
- transfer the list to be changed from the EEPROM (or RAM) to the PDDS, modify
- transfer the modified list to the module, which involves automatic storing in the RAM
- switch the module from EEPROM operation to RAM operation, using PDDS command "UMS", test new list
- to make new changes, switch again to EEPROM operation, repeat procedure.

Upon successful completion of the test, the complete user program can be transferred from the RAM to the non-volatile EEPROM, using either of the following commands:

- PDDS command "Save" (SAV) or
- PDDS commands "Copy from RAM to EEPROM" (KOP) and "Switch over from RAM to EEPROM" (UMS)

"Save" effects copying of the lists and subsequent automatic switchover to EEPROM, without impairing processing on the module and command output.

Following a switchover operation with command UMS (from RAM to EEPROM and from EEPROM to RAM), the user lists in the RAM and EEPROM are compared. Should any deviation be detected, the controller and the binary group controls are switched to "Manual", the memories and timers are reset, and the commands present at the process interface are deactivated. For changed addresses of module inputs (EGn), the associated entries in the shared memory are set to zero until new data are received for the first time after switchover. If the lists are identical, processing will continue without any interruption.

**Simulation**

The PDDS permits constant values to be specified for up to 32 individual module signals. These simulation data are stored in the EEPROM in the EEPROM mode and in the RAM in the RAM mode.

The simulation data are also copied when the user lists are transferred from RAM to EEPROM and vice versa.

The simulation lists concerned are preserved in any changeover between RAM and EEPROM.

On cancellation of a simulation process via the PDDS, the simulation data are deleted and the module continues to operate with the data received over the bus or generated in the module.
Command functions

Actuation from the control room
The module is controlled via the bus and does not have any
hard-wired control room interfaces.

Actuation by a higher-level automatic system
A higher-level automatic system controls the module via the
bus.

Release and protective commands
The logic combinations for release and protective commands
are specified as required for the plant involved.

Command output
The commands for the drive control functions (binary control
or step control) to which the process interfaces were as-
signed are output via relay outputs B11/B12 ... B41/B42.
These actuate, in conjunction with the command outputs
BV1 ... BV4 common to both command outputs, coupling
relays on a two-channel basis.
The voltage for the command outputs B11/B12 ... B41/B42 is
derived for each function unit from a separate, module-
internal voltage.
The outputs are short-circuit-proof, protected against mutual
interference, and provided with a protective circuit.

Checkback signals from the process
The drive-related checkback signals from the process, which
are used by the drive control functions, can be connected via
the module's hardware inputs (see Function diagram and
Connection diagrams).

Operating modes
The module incorporates all function blocks required for the
binary control, analog control and signal processing tasks on
the drive, group and unit control levels. A set of function
blocks is specified as "Operating mode" for a particular appli-
cation. This is done by means of function block TXT1 which
must appear at the top of the structure list, followed by text
elements TXT for function designations.

<table>
<thead>
<tr>
<th>Operating mode</th>
<th>Module cycle time</th>
<th>Input TXT1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Binary control (and analog basic functions)</td>
<td>variable up to max. 700 ms</td>
<td>STR</td>
</tr>
<tr>
<td>Analog control (and bin. control)</td>
<td>fixed: 50, 100, 150, 200 or 250 ms</td>
<td>REG, x</td>
</tr>
<tr>
<td></td>
<td></td>
<td>x = 50 ms</td>
</tr>
<tr>
<td></td>
<td></td>
<td>x = 100 ms</td>
</tr>
<tr>
<td></td>
<td></td>
<td>x = 150 ms</td>
</tr>
<tr>
<td></td>
<td></td>
<td>x = 200 ms</td>
</tr>
<tr>
<td></td>
<td></td>
<td>x = 250 ms</td>
</tr>
<tr>
<td>Signal conditioning with disturbance bit output</td>
<td>fixed: 250 ms</td>
<td>MWV</td>
</tr>
</tbody>
</table>

The module cycle time is determined by the number and type
of function blocks entered in the structure list. The cycle times
indicated as "fixed" are minimum times. They apply whenever
the time resulting from the structure list is shorter.
The actually required time is filed in register 205 and can be
read out via the PDDS.
The following set of functions can be implemented for each
module:
- 4 group control functions, e.g. GSA/GSV functions or
- 4 drive control functions, e.g. ASI/ASE/ASS/ASM functions
- combinations of drive and group controls are permissible.
The module cycle time should be considered.

In the analog control mode, the following combinations are
possible, depending on the module cycle time chosen:

<table>
<thead>
<tr>
<th>Operating mode</th>
<th>Analog control (and binary control)</th>
<th>REG 50 ms</th>
<th>REG 100 ms</th>
<th>REG 150 ms</th>
<th>REG 200/250 ms</th>
</tr>
</thead>
<tbody>
<tr>
<td>Binary control</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
</tr>
</tbody>
</table>

The module cycle time should be considered.
The 4 process interfaces of the modules including command
outputs are assigned to the drive control functions
ASE/ASS/ASM/ASI whose inputs annunciations from the
process, (PRO), are marked "VPn" in the address list. The
following allocation applies:

| n = 1 | Process interface 1 |
| n = 2 | Process interface 2 |
| n = 3 | Process interface 3 |
| n = 4 | Process interface 4 |

The module is connected to the control room through the
process operator station.
Function blocks for the operating mode
Binary control (STR)

This operating mode provides the function blocks for all binary control functions on the drive, group and unit control levels. Additional analog basic functions are available.

The module cycle time is variable, i.e. it is strictly determined by the function blocks used.

In this operating mode, no disturbance bits are transmitted for analog values, except at the output of the function block GRE.

<table>
<thead>
<tr>
<th>Function block</th>
<th>Abbrev.</th>
</tr>
</thead>
<tbody>
<tr>
<td>BINARY FUNCTIONS</td>
<td></td>
</tr>
<tr>
<td>Switch-off delay element</td>
<td>ASV</td>
</tr>
<tr>
<td>2 of 3 selection, binary</td>
<td>B23</td>
</tr>
<tr>
<td>2 of 4 selection, binary</td>
<td>B24</td>
</tr>
<tr>
<td>M of N selection, binary</td>
<td>BMN</td>
</tr>
<tr>
<td>Extended bit marshalling</td>
<td>BRA1</td>
</tr>
<tr>
<td>Dual-BCD converter</td>
<td>DBC1</td>
</tr>
<tr>
<td>Dual-Decimal converter</td>
<td>DDC</td>
</tr>
<tr>
<td>Dynamic OR gate</td>
<td>DOD</td>
</tr>
<tr>
<td>Switch-on delay element</td>
<td>ESV</td>
</tr>
<tr>
<td>Monostable flipflop &quot;Break&quot;</td>
<td>MOA</td>
</tr>
<tr>
<td>Monostable flipflop &quot;Constant&quot;</td>
<td>MOK</td>
</tr>
<tr>
<td>OR gate</td>
<td>ODR</td>
</tr>
<tr>
<td>RS flipflop</td>
<td>RSR</td>
</tr>
<tr>
<td>AND gate</td>
<td>UND</td>
</tr>
<tr>
<td>Counter</td>
<td>ZAE</td>
</tr>
<tr>
<td>GROUP CONTROL</td>
<td></td>
</tr>
<tr>
<td>Group control function for sequential control</td>
<td>GSA2</td>
</tr>
<tr>
<td>Group control function for logic control</td>
<td>GSV</td>
</tr>
<tr>
<td>Criteria indication</td>
<td>KRA1</td>
</tr>
<tr>
<td>Criteria indication without watchdog</td>
<td>KRA3</td>
</tr>
<tr>
<td>Step function</td>
<td>SCH1</td>
</tr>
<tr>
<td>Preselect function, 2-fold</td>
<td>VW2</td>
</tr>
<tr>
<td>Preselect function, 3-fold</td>
<td>VW3</td>
</tr>
<tr>
<td>Preselect function, 4-fold</td>
<td>VW4</td>
</tr>
<tr>
<td>Select switch, 4-fold</td>
<td>WS4</td>
</tr>
<tr>
<td>DRIVE CONTROL</td>
<td></td>
</tr>
<tr>
<td>Drive control function Unidirectional drive</td>
<td>ASE1</td>
</tr>
<tr>
<td>Drive control function Solenoid valve</td>
<td>ASM1</td>
</tr>
<tr>
<td>Drive control function Actuator</td>
<td>ASS1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Function block</th>
<th>Abbrev.</th>
</tr>
</thead>
<tbody>
<tr>
<td>LIMIT SIGNAL ELEMENTS</td>
<td></td>
</tr>
<tr>
<td>Limit signal element for upper limit value</td>
<td>GOG</td>
</tr>
<tr>
<td>Limit signal element for lower limit value</td>
<td>GUG</td>
</tr>
<tr>
<td>Limit signal generation</td>
<td>GRE</td>
</tr>
<tr>
<td>ANALOG FUNCTIONS</td>
<td></td>
</tr>
<tr>
<td>Absolute value generator</td>
<td>ABS</td>
</tr>
<tr>
<td>Limiter</td>
<td>BEG</td>
</tr>
<tr>
<td>Divider</td>
<td>DIV</td>
</tr>
<tr>
<td>Function generator</td>
<td>FKG</td>
</tr>
<tr>
<td>Factor variation</td>
<td>KVA</td>
</tr>
<tr>
<td>Maximum value selector</td>
<td>MAX</td>
</tr>
<tr>
<td>Minimum value selector</td>
<td>MIN</td>
</tr>
<tr>
<td>Multiplier</td>
<td>MUL</td>
</tr>
<tr>
<td>Monitoring and select function</td>
<td>MVN</td>
</tr>
<tr>
<td>Delay element</td>
<td>PT1</td>
</tr>
<tr>
<td>Square root extractor</td>
<td>RAD</td>
</tr>
<tr>
<td>Summing multiplier</td>
<td>SMU</td>
</tr>
<tr>
<td>Disturbance bit suppression</td>
<td>SZU</td>
</tr>
<tr>
<td>Time variation</td>
<td>TVA</td>
</tr>
<tr>
<td>Change-over switch</td>
<td>UMS</td>
</tr>
<tr>
<td>PUSHBUTTON SELECTION FUNCTIONS</td>
<td></td>
</tr>
<tr>
<td>Pushbutton selection</td>
<td>TAW</td>
</tr>
<tr>
<td>Pushbutton selection and target value presetting</td>
<td>TAZ</td>
</tr>
<tr>
<td>ORGANISATION FUNCTIONS</td>
<td></td>
</tr>
<tr>
<td>Text element for designation and note</td>
<td>TXT</td>
</tr>
<tr>
<td>Text element for operating mode</td>
<td>TXT1</td>
</tr>
</tbody>
</table>

The detailed specifications of the function blocks as well as the procedure of structuring are described in the relevant function block descriptions.
Function blocks for the operating mode
Analog control (REG)

This operating mode provides the function blocks for all analog control functions for single variable and master control. In addition, the function blocks for drive control are available.

In this operating mode, no disturbance bits are transmitted for analog values, except at the output of the function block GRE.

The module cycle time can be preset in steps as fixed minimum time (see inputs in text element TXT1). When implementing several control loops on one module, it should be noted that the cycle time of the module increases accordingly.

To ensure precise positioning in the case of single variable step controllers, the regulating time of the actuator (from 0 - 100 %) must correspond to 200 times the module cycle time, e.g.

Regulating time > 10 s for a cycle time of 50 ms.

<table>
<thead>
<tr>
<th>Function block</th>
<th>Abbrev.</th>
</tr>
</thead>
<tbody>
<tr>
<td>BINARY FUNCTIONS</td>
<td></td>
</tr>
<tr>
<td>Switch-off delay element</td>
<td>ASV</td>
</tr>
<tr>
<td>2 of 3 selection, binary</td>
<td>B23</td>
</tr>
<tr>
<td>2 of 4 selection, binary</td>
<td>B24</td>
</tr>
<tr>
<td>M of N selection, binary</td>
<td>BMN</td>
</tr>
<tr>
<td>Extended bit marshalling</td>
<td>BRA1</td>
</tr>
<tr>
<td>Dual-BCD converter</td>
<td>DBC1</td>
</tr>
<tr>
<td>Dual-Decimal converter</td>
<td>DDC</td>
</tr>
<tr>
<td>Dynamic OR gate</td>
<td>DOD</td>
</tr>
<tr>
<td>Switch-on delay element</td>
<td>ESV</td>
</tr>
<tr>
<td>Monostable flipflop &quot;Break&quot;</td>
<td>MOA</td>
</tr>
<tr>
<td>Monostable flipflop &quot;Constant&quot;</td>
<td>MOK</td>
</tr>
<tr>
<td>OR gate</td>
<td>ODR</td>
</tr>
<tr>
<td>RS flipflop (with reset input dominant)</td>
<td>RSR</td>
</tr>
<tr>
<td>AND gate</td>
<td>UND</td>
</tr>
<tr>
<td>Counter</td>
<td>ZAE</td>
</tr>
<tr>
<td>DRIVE CONTROL</td>
<td></td>
</tr>
<tr>
<td>Drive control function Unidirectional drive</td>
<td>ASE1</td>
</tr>
<tr>
<td>Drive control function Incremental output with expanded capabilities</td>
<td>ASI2</td>
</tr>
<tr>
<td>Drive control function Solenoid valve</td>
<td>ASM1</td>
</tr>
<tr>
<td>Drive control function Actuator</td>
<td>ASS1</td>
</tr>
<tr>
<td>LIMIT SIGNAL ELEMENTS</td>
<td></td>
</tr>
<tr>
<td>Limit signal element for upper limit value</td>
<td>GOG</td>
</tr>
<tr>
<td>Limit signal generation</td>
<td>GRE</td>
</tr>
<tr>
<td>Limit signal element for lower limit value</td>
<td>GUG</td>
</tr>
</tbody>
</table>

The detailed specifications of the function blocks as well as the procedure of structuring are described in the relevant function block descriptions.
Function blocks for the operating mode
Signal conditioning (MWV)

This operating mode provides analog computing functions and basic binary functions. A separate complete function block "ENT" is available to calculate the enthalpy. In addition, binary and analog control functions are available.

In this operating mode, any disturbance bits set to "1" in incoming telegrams are taken over into data telegrams which are calculated from them and subsequently transmitted.

The minimum module cycle time is permanently set to 250 ms.

Function block | Abbrev.
--- | ---
BINARY FUNCTIONS | |
Switch-off delay element | ASV
2 of 3 selection, binary | B23
2 of 4 selection, binary | B24
M of N selection, binary | BMN
Extended bit marshalling | BRA1
Dual-BCD converter | DBC1
Dual-Decimal converter | DDC
Dynamic OR gate | DOD
Switch-on delay element | ESV
Monostable flipflop (Break) | MOA
Monostable flipflop (Constant) | MOK
OR gate | ODR
RS flipflop (with reset input dominant) | RSR
AND gate | UND
Counter | ZAE

LIMIT SIGNAL ELEMENTS | |
Limit signal element for upper limit value | GOG
Limit signal generation | GRE
Limit signal element for lower limit value | GUG

Function block | Abbrev.
--- | ---
ANALOG FUNCTIONS | |
Absolute value generator | ABS
Limiter | BEG
Divider | DIV
Enthalpy function | ENT
Function generator | FKG
Integrator | INT
Factor variation | KVA
Maximal value selector | MAX
Minimal value selector | MIN
Multiplier | MUL
Monitoring and select function | MN
Differentiator with P-DT1 action | PDT
Delay element | PT1
Differentiator with derivative time | PTV
Square root extractor | RAD
Summing multiplier | SMU
Time variation | TVA
Change-over switch | UMS

ORGANISATION FUNCTIONS | |
Text element | TXT
Text element for operating mode | TXT1

The detailed specifications of the function blocks as well as the procedure of structuring are described in the relevant function block descriptions.
Function diagram

Connector X21 incorporates all process inputs and outputs. Connector X11 contains the station-bus interface and the operating voltages USA and USB.

Terminal designations:

The printed circuit board is equipped with connectors X11 and X21.

* Connect connector X11/d18 with ZD to ensure proper functioning of the module (once per subrack).
Connection diagram Unidirectional drive (function unit 1)
Connection diagram Actuator (function unit 1)
Connection diagram Solenoid valve (function unit 1)
Connection diagram 3-step controller (function unit 1)
Mechanical design

Board size: 6 units, 1 division, 160 mm deep
Connector: acc. to DIN 41 612
  1 x For station bus connection, 48-pin edge-connector, type F (connector X11)
  1 x For process connection, 32-pin edge-connector, type F (connector X21)

Weight: approx. 0.55 kg
View of connector side:

Contact assignments of the X21 process connector

View of contact side:

<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>b</td>
<td>z</td>
<td></td>
</tr>
<tr>
<td>02</td>
<td>E11</td>
<td>B11</td>
</tr>
<tr>
<td>04</td>
<td>E12</td>
<td>B12</td>
</tr>
<tr>
<td>06</td>
<td>E13</td>
<td>BV1</td>
</tr>
<tr>
<td>08</td>
<td>US11</td>
<td>STA1</td>
</tr>
<tr>
<td>10</td>
<td>E21</td>
<td>B21</td>
</tr>
<tr>
<td>12</td>
<td>E22</td>
<td>B22</td>
</tr>
<tr>
<td>14</td>
<td>E23</td>
<td>BV2</td>
</tr>
<tr>
<td>16</td>
<td>US21</td>
<td>STA2</td>
</tr>
<tr>
<td>18</td>
<td>E31</td>
<td>B31</td>
</tr>
<tr>
<td>20</td>
<td>E32</td>
<td>B32</td>
</tr>
<tr>
<td>22</td>
<td>E33</td>
<td>BV3</td>
</tr>
<tr>
<td>24</td>
<td>US31</td>
<td>STA3</td>
</tr>
<tr>
<td>26</td>
<td>E41</td>
<td>B41</td>
</tr>
<tr>
<td>28</td>
<td>E42</td>
<td>B42</td>
</tr>
<tr>
<td>30</td>
<td>E43</td>
<td>BV4</td>
</tr>
<tr>
<td>32</td>
<td>US41</td>
<td>STA4</td>
</tr>
</tbody>
</table>
Side view and view of the module front

EPROM programmed, order number: GJR2390242Pxxxx
xxxx = Position number according to the applicable program version.
Technical data

In addition to the system data, the following values apply:

**Power supply**

Operating voltage Module USA/USB 24 V  
Current consumption at USA/USB = 24 V 145 mA + output currents  
Power dissipation at USA/USB = 24 V 3.5 W  
Reference potential Process section Z = 0 V  
Reference potential Bus section ZD = 0 V

**Input values**

Direct connections for 4 function units (FU)
Ex1 - Process checkback signal (EA/EZ) OFF/CLOSED 5 mA at 48 V  
Ex2 - Process checkback signal (EE/EO) ON/OPEN 5 mA at 48 V  
Ex3 - Torque monitor CLOSED/OPEN 5 mA at 48 V  
STAx- Disturbance in switchgear 5 mA at 48 V  

x from 1 to 4

**Output values**

**CONTACT VOLTAGES**

Contact voltages Process section  
for the inputs Ex1, Ex2, Ex3 and STAx US11 = 48 V / \leq 30 mA  
US21 = 48 V / \leq 30 mA  
US31 = 48 V / \leq 30 mA  
US41 = 48 V / \leq 30 mA

x from 1 to 4

The outputs are short-circuit-proof and non-interacting.

**PROCESS INTERFACE**

Voltage supply of the 4 function units  
for the command outputs Bx1 and Bx2 24 V  
The outputs are short-circuit-proof and non-interacting and are provided with a protective network

Bx1 - Command output for OFF/CLOSE I\S \leq 80 mA  
Bx2 - Command output for ON/OPEN I\S \leq 80 mA  
BVx - Common command output for Bx1/Bx2 (wired return line) I\S \leq 80 mA  

For the connected load resistor the following limits apply  
Service life of the relay output stages \geq 20 million switching cycles

**COUPLING RELAY AND POWER DRIVERS IN THE SWITCHGEAR**

Wiring:
The wiring from the 83SR04 to the switchgear is laid down in a cable specification to suit the plant.  
The max. length of the line (outgoing and return lines) is 600 m for a cross-section of 0.5 mm².  
The following coupling relays and power drivers can be used:
Coupling relay R513  
Power driver with semiconductor LU370  
or coupling relays and power drivers with the same technical data.
Interference immunity (of process inputs and outputs)

- **Electrostatic discharge immunity**
  - DIN EN 61000-4-2
  - 8 kV / 4 kV

- **Radiated, radio-frequency, electromagnetic field, immunity**
  - DIN EN 61000-4-3
  - 10 V/m

- **Electrical fast transient/burst immunity**
  - DIN EN 61000-4-4
  - 2 kV

- **Surge Immunity**
  - DIN EN 61000-4-5
  - 2 kV / 1 kV

- **Conducted disturbances immunity**
  - DIN EN 61000-4-6
  - 10 V

**ORDERING DATA**

- **Order No.** Complete module:
  - Type designation: 83SR04-E/R1210
  - Order number: GJR2390200R1210

Technical data subject to change without notice!