### System Description

**ABB Proconic b**

Programmable Control System

### Applications

<table>
<thead>
<tr>
<th>Satz</th>
<th>Wort</th>
<th>Bef.</th>
<th>Symbol</th>
<th>Langtext</th>
</tr>
</thead>
<tbody>
<tr>
<td>8800</td>
<td>8800</td>
<td>E</td>
<td>88,01</td>
<td>ENDSL</td>
</tr>
<tr>
<td>8800</td>
<td>8801</td>
<td>E</td>
<td>88,02</td>
<td>ENDSR</td>
</tr>
<tr>
<td></td>
<td>8802</td>
<td>M'</td>
<td>88,00</td>
<td>Endschalter links</td>
</tr>
<tr>
<td>8801</td>
<td>8804</td>
<td>E</td>
<td>88,03</td>
<td>GEB8</td>
</tr>
<tr>
<td>8805</td>
<td>8801</td>
<td>E</td>
<td>88,04</td>
<td>GEB9</td>
</tr>
<tr>
<td>8806</td>
<td>8806</td>
<td>M'</td>
<td>88,02</td>
<td>Endschalter rechts</td>
</tr>
<tr>
<td>8802</td>
<td>8808</td>
<td>M'</td>
<td>88,00</td>
<td>Geber oben</td>
</tr>
<tr>
<td></td>
<td>8810</td>
<td>=S</td>
<td>88,00</td>
<td>Geber B</td>
</tr>
<tr>
<td>8803</td>
<td>8811</td>
<td>M'</td>
<td>88,02</td>
<td>MerkerB</td>
</tr>
<tr>
<td>8813</td>
<td>=R</td>
<td>M</td>
<td>88,00</td>
<td>MerkerB</td>
</tr>
<tr>
<td>8804</td>
<td>8814</td>
<td>M'</td>
<td>88,00</td>
<td>MerkerB</td>
</tr>
<tr>
<td>8815</td>
<td>=E</td>
<td>M</td>
<td>88,01</td>
<td>MerkerB</td>
</tr>
</tbody>
</table>
Regulations

Regulations concerning the setting up of installations

Apart from the basic "Regulations for the setting up of power units" VDE 0100 and for "The rating of creepage paths and air gaps" VDE 0110 the regulations "The equipment of power units with electrical components" VDE 0160 in connection with VDE 0660, part 500, have to be taken into due consideration. Further attention has to be paid to VDE 0113 in case of the control of working and processing machines. If operating elements are to be arranged near shock-hazardous parts with protection against electrical shock, VDE 0106, part 100, is relevant.

The user has to ensure that the units as well as the associated components have to be installed according to these regulations. Respectively valid safety regulations, e.g. regulation for the prevention of accidents and the law concerning technical working material, are valid for machines and units connected as well.

ABB Procontic units have been built according to VDE regulation 0160. The protection against direct touching as demanded by chapter 5.5.1 of this VDE regulation has to be satisfied by the user, e.g. at installing of switch cabinet.

ABB Procontic units have been designed for operation according to insulation class A of VDE 0110. If considerable pollution is expected during operations, the units have to be installed in housings of the respective kind of protection.

* VDE stands for "Association of German Electrical Engineers".

Note: Please observe the national regulations for the installation of electrical equipments, which are valid in your country.

ABB Schalt- und Steuerungstechnik GmbH
Table of contents

1  Logic functions
   1.1  AND function
   1.2  OR function
   1.3  Combination of logic functions
   1.4  NOT function
   1.5  NAND function
   1.6  NOR function
   1.7  AND before OR function
   1.8  OR before AND function
   1.9  Exclusive OR function
   1.11 Driving several outputs

2  Memory functions
   2.1  Memory circuit for outputs
      2.1.1  – with dominant reset
      2.1.2  – with dominant set
      2.2.1  Buffered function flags
      2.2.2  – with dominant reset
      2.2.3  – with dominant set
      2.7  Function flag as flags

3  Edge evaluation
   3.1  Edge evaluator, positive going edge
   3.2  Edge evaluator, negative going edge
   3.3  Wiper relay
   3.4  Latching relay

4  Timer functions
   4.1  0-1 on delay
   4.2  0-1 off delay
   4.3  Double delay with 1 timer
   4.4  Universal delay stage
   4.5  Universal delay stage with premature termination
   4.6  Oscillator with 1 timer
   4.7  Oscillator with 2 timers
   4.8  Oscillator with frequency divider

5  Counters
   5.1  Counters, general
   5.2  Decimal counter
      5.2.1  Decimal counter, up
      5.2.2  Decimal counter, down
      5.2.3  Decimal counter, up/down
      5.2.3.1  2 decades
      5.3  Binary counters
      5.3.1  Binary counters, general
      5.3.2  Binary counter, up
      5.3.3  Binary counter, down
      5.3.4  Binary counter, up/down
      5.4  BCD counters
      5.4.1  BCD counters, general
      5.4.2  BCD counter, up
      5.4.3  BCD counter, down
      5.4.4  BCD counter, up/down
      5.4.4.1  – 1 decade
      5.4.4.2  – 2 decades
      5.4.6  BCD counter, setting

6  Registers
   6.1  Shift registers
      6.1.1  Shift registers, general
      6.1.2  Shift register, implementation
      6.2  Stack registers
      6.2.1  Stack registers, general
      6.2.2  Stack register, implementation

7  Code converters
   7.1  Code converter, BCD into 1-out-of-10
   7.2  Code converter, 1-out-of-10 into BCD
   7.3  Code converter, BCD into 1-out-of-8
   7.4  Code converter, 1-out-of-8 into BCD
   7.5  Code converter, BCD into 7-segment
   7.6  Code converter, decimal into 7-segment

8  Comparator
   8.1  Comparator for equivalenc
   8.2  Greater-less-equal comparator

9  Signalling controls
   9.1  Signalling with continuous light
   9.2  New value signalling
      with single flashing light
   9.3  New value signalling
      with double flashing light
   9.4  First and new value signalling
      with single acknowledge
   9.5  First value signalling
      with double acknowledge

10 Registers
   10.1 Register as sequence control
   10.2 Sequential connection of two register chains

11 Channel selection

12 Programming examples for
   the fast timer 07 ZG 84
   12.1 Assignments for the programming examples
   12.2 Load setpoint into the setpoint register
   12.3 Loading the pre-tip value
   12.4 Read actual value and display on output unit
   12.5 Polling of the actual value and loading
      of the setpoint with this actual value
   12.6 Polling of the comparator bits and
      display on the output unit
   12.7 Input of the signals VK2, FR, SS
      and R in the program

PROCONTIC b Applications/Issue 02.08

0-1
1 Logic functions

1.1 AND function

In this example, the inputs E 00,00 and E 00,01 are interrogated for the signal state “1” and ANDED together. The result of this interrogation is allocated to the output A 00,00.

<table>
<thead>
<tr>
<th>E 00,00</th>
<th>E 00,01</th>
<th>A 00,00</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

1.2 OR function

In this example, the inputs E 00,02 to E 00,04 are interrogated for signal state “1” and ORed together. The result of this interrogation is allocated to output A 00,01.

<table>
<thead>
<tr>
<th>E 00,02</th>
<th>E 00,03</th>
<th>E 00,04</th>
<th>E 00,05</th>
<th>A 00,01</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
1.4 **NOT function**

```
<table>
<thead>
<tr>
<th>E 00.05</th>
<th>A 00.03</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>
```

All interrogations previously described provided the status "1" for a 1-signal and status "0" for a 0-signal at the inputs. These interrogation operations are called "normally open contacts" in a relay circuit.

All modern controls, however, require interrogation facilities which supply the status "1" for a 0-signal at the inputs or the status "0" for a 1-signal at the inputs. These interrogation operations correspond to the function of a "normally closed contact" in a relay circuit. In the programming language, the symbol "N" provides this function.

Instead of

```
: E 00.05 =N A 00.03
```

it is possible to write

```
!N E 00.05 = A 00.03
```

without changing the meaning (De Morgan).

1.5 **NAND function**

```
<table>
<thead>
<tr>
<th>E 00.06 &amp; E 00.07 =N A 00.06</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 &amp; 0 = 1</td>
</tr>
<tr>
<td>0 &amp; 1 = 0</td>
</tr>
<tr>
<td>1 &amp; 0 = 1</td>
</tr>
<tr>
<td>1 &amp; 1 = 0</td>
</tr>
</tbody>
</table>
```

In this example, the inputs E 00.06 and E 00.07 are interrogated for signal state "1" and ANDed together. The result of this interrogation is negated and allocated to output A 00.06.

Instead of

```
: E 00.06 & E 00.07 =N A 00.06
```

it is possible to write

```
!N E 00.06 & E 00.07 = A 00.06
```

without changing the meaning (De Morgan).

1.6 **NOR function**

```
<table>
<thead>
<tr>
<th>E 00.08 / E 00.09 =N A 00.07</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 / 0 = 1</td>
</tr>
<tr>
<td>0 / 1 = 0</td>
</tr>
<tr>
<td>1 / 0 = 0</td>
</tr>
<tr>
<td>1 / 1 = 0</td>
</tr>
</tbody>
</table>
```

In this example, the inputs E 00.08 and E 00.09 are interrogated for signal state "1" and ORed together. The result of this interrogation is negated and allocated to A 00.07.
Instead of

\[ : \ E00.08 \ / \ E00.09 \ =N \ A00.07 \]

it is possible to write

\[ : \ \overline{E00.08} \ & \ \overline{E00.09} \ = \ A00.07 \]

without changing the meaning (De Morgan).

1.7 AND before OR function

If the "AND before OR" rule is applied, the above logic operations cannot be written without parenthesis. As parenthesis are not provided in the PROCONTIC language, this logic operation must be converted. There are two possibilities for this:

- Conversion into auxiliary flags (clearer – more words)
- Multiplication (only for simple combinations)
- Conversion in accordance with De Morgan

a) Conversion into auxiliary flags (clearer - more words)

This AND before OR function can be written directly in the programming language (without conversion).

This example is written as follows:

Boolean algebra

\[ E00.07 \ \& \ E00.08 \ \& \ E00.09 \]

Programming language

\[ \ E00.07 \ \& \ E00.08 \ / \ E00.09 \]

\[ \ E00.10 \ = \ A00.04 \]

b) Multiplication (only for simple combinations)

becomes

\[ \ E00.11 \ \& \ E00.13 \ / \ E00.12 \]

\[ \ E00.14 \ & \ E00.14 \ = \ E00.10 \]

\[ \ E00.12 \ & \ E00.14 \ = \ A00.10 \]
This version can now be programmed directly (but is useful only for small logical explanations).

**c) Conversion in accordance with De Morgan**

\[
\begin{align*}
E00.01 & \land E00.12 \land E00.13 \\
\land E00.14 & = \lnot A00.10
\end{align*}
\]

**1.9 Exclusive OR function**

The output A 00.15 is set to "1" if input E 00.14 is "1" and input E 00.15 is "0" or input E 00.14 is "0" and input E 00.15 is "1".

**1.11 Driving several outputs**

Any number of allocations can be written, either in buffered or non-buffered form and with or without negation. The allocations always refer to the result of the signal interrogation which preceded the first allocation symbol.

**1.10 Equivalence gate**

\[
\begin{align*}
E00.01 & \land E00.15 \land E00.01 \\
\land E00.14 & = A00.14
\end{align*}
\]
2 Memory functions

2.1 Memory circuit for outputs

Output A 01.00 is set if input E 01.00 is “1”. If input E 01.00 then returns to “0” the memory remains set until the input E 01.01 becomes “1”. The memory is then reset.

<table>
<thead>
<tr>
<th>E 01.00</th>
<th>E 01.01</th>
<th>A 01.00</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

2.1.1 Memory circuit for outputs

- with dominant reset

If output memory is set if input E 01.02 is “1” and input E 01.03 is “0”.

2.1.2 Memory circuit for outputs

- with dominant set

The output memory is reset if input E 01.03 is “1”.
If both inputs (E 01.02 and E 01.03) are “1”, the memory is reset.

<table>
<thead>
<tr>
<th>E 01.02</th>
<th>E 01.03</th>
<th>A 01.01</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>E 01.04</th>
<th>E 01.05</th>
<th>A 01.02</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

If input E 01.05 is “1” and input E 01.04 is “0”, output A 01.02 is reset.
If both inputs (E 01.04 and E 01.05) are “1”, the memory is set.
2.2 Buffered function flags

2.2.2 Buffered function flag — with dominant set

If input E 01.06 is "1", the functional flag M'00.00 is set. The function flag is reset with a "1" signal at input E 01.07.

<table>
<thead>
<tr>
<th>E 01.06</th>
<th>E 01.07</th>
<th>M'00.00</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Initial state</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Depending on memory construction</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

In the case of a functional flag with dominant set condition, the reset condition must be programmed before the set condition. Reliable dominance is achieved only if the reset and set conditions follow each other directly. If this is not possible, interlocking must be carried out as for the memory outputs.

<table>
<thead>
<tr>
<th>E 01.10</th>
<th>E 01.11</th>
<th>M'00.15</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Initial state</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

2.2.1 Buffered function flag — with dominant reset

<table>
<thead>
<tr>
<th>E 01.06</th>
<th>E 01.09</th>
<th>M'00.14</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Initial state</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

In the case of a function flag with dominant reset, the set conditions must be written before the reset condition. Reliable dominance is achieved only if the set and reset conditions follow each other directly. If this is not possible, interlocking must be carried out as for memory outputs.

<table>
<thead>
<tr>
<th>E 00.00</th>
<th>M'00.09</th>
</tr>
</thead>
<tbody>
<tr>
<td>Start</td>
<td>Allocation</td>
</tr>
<tr>
<td>Input = &quot;1&quot;? Function flag = &quot;1&quot;</td>
<td></td>
</tr>
<tr>
<td>Input = &quot;0&quot;? Function flag = &quot;0&quot;</td>
<td></td>
</tr>
</tbody>
</table>

The function flag is in the "1" state as long as a "1" is present at the input. It remains set until a "0" is allocated to the input (if allocation is carried out only once per program, this lasts for at least one program cycle). In the case of multiple allocations in the program, the function flag can change its state several times during a cycle.

<table>
<thead>
<tr>
<th>E 00.00</th>
<th>M'00.09</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
3.1 Edge evaluator, positive going edge

The allocation (=SM'02.00) is thus "1" for exactly one cycle after the positive-going edge was detected. This signal can be utilized by multiple allocation (= MA) in order to process a subroutine in only one cycle after the signal transition.

3.2 Edge evaluator, negative going edge

If input E 02.00 is "0", the function flag (edge flag) M'02.00 is reset. If the input state at the input changes from "0" to "1", then the AND condition (! E 02.00 & NM'02.00) is fulfilled, but flag M'02.00 is still reset. This allocation still sets the function flag M'02.00 and ensures that the AND condition (! E 02.00 & NM'02.00) is no fulfilled in the next cycle.
If the input is "1", the function flag (edge flag) M'02,06 is set. If the input changes from "1" to "0", the AND condition is fulfilled, but the function flag M'02,06 is still set. This allocation resets the function flag M'02,06 and ensures that the AND condition (IN E 02,01 & M'02,06) cannot be fulfilled in the next cycle.

The allocation (=R M'02,06) is thus "1" for precisely one cycle after detection of the negative-going edge. This signal can be utilized by means of a multiple allocation (= MA) in order to process a subroutine in exactly one cycle after the signal transition.

3.3 Wiper relay

After the "0-1" transition has been detected (E 02,02), of function flag M'02,04 is set for the length of precisely one cycle.

3.4 Latching relay

After detection of the "0-1" transition, the subroutine is executed precisely once and output A 02,04 is inverted. This status of the output remains stored until the subroutine is processed again with a new "0-1" transition (E 02,05).

Alternative (without subroutine):

One output is set or reset by interlocking with a memory (function flag).
4 Timer functions

4.1 0→1 on delay

As a safety measure, the output is interrogated in addition to the time interrogation.

Alternative (with memory)

In this case, the output A 03,03 is set if the input E 03,03 is "1". When the input changes to "0", the timer T 00,15 is started. The output is reset when the timer has elapsed.

4.2 1→0 off delay

In this version of a 1→0 off delay, the time starts only when the input E 03,03 switches to "0". The output A 03,03 is set only if the input E 03,03 is "1" or if the time T 00,15 is running.

4.3 Double delay with 1 timer
4.4 Universal delay stage

If the input E 03.04 is "1", the output A 03.06 (or function flag) is set. The input signal starts the timer T 01.04. When the timer has elapsed, the output is reset and the set condition is blocked. In the case of a short input signal, the blocker holds itself via the output (function flag) until the delay stage has elapsed. In the case of a long input signal, the set condition for the output is blocked via the BLOCKING AND circuit.

For purely internal use, the delay stage can be simplified as follows:

4.5 Universal delay stage with premature termination

If input E 01.08 is "1", a "1" signal is allocated to the output A 07.15. At the same time, the timer T 03.07 is started. After the preset time has elapsed, the timing circuit switches off the output via the BLOCKING AND gate. If the input signal is terminated during the delay time, a "0" is immediately allocated to the output.

4.6 Oscillator with 1 timer

If the timer T 02.00 has not yet been started or has already elapsed, the time is started and a function flag M'00.15 is simultaneously set (function flag “Time started”). When the time has elapsed (IN M'00.15), the subroutine is processed. After this, the activation condition for the timing circuit is no longer fulfilled (Allocation of a “0” for T02.00). This resets the output signal from T02.00, and the activation condition (IN T 02.00) is fulfilled in the next cycle.

The subroutine is thus opened once after each time operation and the function flag within the subroutine M'02.04 is inverted.

The function flag M'02.04 can be interrogated as an oscillator.

4.7 Oscillator with 2 timers

The first time T 02.06 is started, when the output is not set. When the first time T 02.06 has elapsed, the output A 03.05 is set. When the output is set, the second time T 03.08 is started. When this time has elapsed, the output is reset.
4.8 Oscillator with frequency divider

![Diagram of frequency divider]

\[ T \ 01.00 = 0.25s \]

\[ \begin{align*}
A \ 04.00 & \quad 2 \ Hz \\
A \ 04.01 & \quad 1 \ Hz \\
A \ 04.02 & \quad 0.5 \ Hz
\end{align*} \]

\[ M \ 00 \]

By means of nested subroutines, this sequence ensures that the next slower frequency changes its signal state only with a "1" signal from the faster frequency. The oscillator starts with a "1" signal at all frequencies.

**Notice**

The frequency divider can be driven with any required clock signal.
5.1 Counters, general

Software counters in cyclic controls have a relative low counting frequency. The counting frequency depends on the cycle time and the input delays of the signals.

With a program length of 1 k words, the cycle time of a PROCONTIC B with the central processor unit 07 ZE 82 or 07 ZE 84 (only bit program) is typically 2.5 ms.

Taking into account the input delay (typically 8 ms), the maximum counting frequency is

- for 4 k program max. 60 Hz
- for 8 k program max. 30 Hz.

The counting frequency can be increased by removing the input delay circuits, but this also increases the sensitivity to interference.

For rapid counting operations, it is recommended to use the counter module 07 ZG 84.

Use of counters:

Decimal counters:
For internal counting operations with a large number of required values or interrogations.

Binary counter:
For internal counting operations with a few required values or interrogations.

BCD counters:
For external set point output or internal actual value display.

5.2.2 Decimal counter, down

Each time a signal edge is detected, the register chain (starting with S'01,00) is incremented by one (the sequence always being from back to front). The reset signal (E 00,02) resets the register chain.

At the start of the program, the counter input signal must be “0”. If this cannot be guaranteed, the edge evaluation must be modified (see section 5.2.3 decimal counter, up/down).

5.2.1 Decimal counter, up
Each time a signal edge is detected, the register chain (starting with $S'02,10$) is decremented by one (always written from front to back). $S'02,10$ is used for carry signals. At the start of counting, the register chain is set to $S'02,00$. The counter can be set to a specific position by allocation without interrogration of the initial state ($E 00.05 = S'02.05$). This signal must be omitted at the start of a counting operation.

At the start of the program, the counter input signal must be "0". If this cannot be guaranteed, the edge evaluation routine must be modified (see section 5.2.3 decimal counter, up/down).

### 5.2.3 Decimal counter, up/down

- 2 decades

A positive-going edge is detected and allocated to the appropriate counter section depending on preselection of up ($E 03.02$) or down ($E 03.03$).

When a "1" signal is connected to a preselect input, the counter input ($E 03.00$) must be "0". If this cannot be guaranteed, the edge evaluation must be modified as shown below. Reversal of the direction of counting can also be carried out via one input.

```
:E 03.02 = up
:N E 03.02 = down
```

Edge evaluation for connection of preselection with "1" signal at the counter input.

```
:N E 03.00 =S M'04.00  Edge evaluation-
:N E 03.02 =R M'04.00  tion, up
: E 03.00 & M'04.00 = MA =R M'04.00

:N E 03.00 =S M'04.01 Edge evaluation-
:N E 03.03 =R M'04.01  tion, down
: E 03.00 & M'04.01 = MA =R M'04.01
```

If this type of edge evaluation is used, switching of the counting direction must be carried out with 2 inputs.
5.3 Binary counters

5.3.1 Binary counters, general

The following rules can be derived from this table:

a. The lowest bit (1) of the counter changes its signal state ("0 → 1", "1 → 0") with each counting pulse.

b. Each time bit position 1 changes from "1 → 0", the state of bit position 2 is changed.

c. Each time bit position 2 changes from "1 → 0", bit position 4 is changed.

d. Each time bit position 4 changes from "1 → 0", it position 8 is changed.

The general rule is thus: Thus change in a bit position from "1 → 0" changes the state of the next higher bit.

By means of nested subroutines, this routine ensure that all bits - starting from the least significant bit and extending to the most significant bit - change their values sequentially with each counting pulse until a "1" is written into one position. The states of all bits with a higher significance then remain unchanged.

<table>
<thead>
<tr>
<th>Decimal</th>
<th>Binary Bit values</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0 0 0 1</td>
</tr>
<tr>
<td>1</td>
<td>0 0 1 0</td>
</tr>
<tr>
<td>2</td>
<td>0 1 0 0</td>
</tr>
<tr>
<td>3</td>
<td>0 1 0 1</td>
</tr>
<tr>
<td>4</td>
<td>1 0 1 0</td>
</tr>
<tr>
<td>5</td>
<td>1 0 1 1</td>
</tr>
<tr>
<td>6</td>
<td>1 1 0 0</td>
</tr>
<tr>
<td>7</td>
<td>1 1 0 1</td>
</tr>
<tr>
<td>8</td>
<td>1 1 1 0</td>
</tr>
<tr>
<td>9</td>
<td>1 1 1 1</td>
</tr>
<tr>
<td>10</td>
<td>1 0 0 1</td>
</tr>
<tr>
<td>11</td>
<td>1 0 0 0</td>
</tr>
<tr>
<td>12</td>
<td>1 0 1 1</td>
</tr>
<tr>
<td>13</td>
<td>1 0 1 0</td>
</tr>
<tr>
<td>14</td>
<td>1 1 1 1</td>
</tr>
<tr>
<td>15</td>
<td>1 1 1 0</td>
</tr>
</tbody>
</table>

PROCCONIC\: Application Issue 03 98

5-3
For purely internal use of the counter, the outputs (A) can be replaced by function flags (M). The binary counter can be extended as required.

At the start of the program, the counter input signal must be "0". If this cannot be guaranteed, the evaluation must be modified (see section 5.2.3 decimal counter, up/down).

5.3.3 Binary counter, down

By means of nested subroutines, this routine ensures that all bits – starting from the least significant and extending to the most significant bit – change their signal states sequentially with each counting pulse until a "0" is written into one position. The states of all bits with higher significance then remain unchanged.

\[
\begin{align*}
&:\text{E 00.01} = \text{R W 02.15} \\
&:\text{E 00.01} \& \text{W 00.15} = \text{S W 00.15} \quad \text{Edge evaluation} \\
&:\text{E A 01.00} = \text{A 01.00} \quad \text{Bit 1} \\
&:\text{M A 01.01} = \text{A 01.01} \quad \text{Bit 2} \\
&:\text{M A 01.02} = \text{A 01.02} \quad \text{Bit 4} \\
&:\text{M A 01.03} = \text{A 01.03} \quad \text{Bit 8} \\
&:\text{E 00.06} = \text{R A 01.00} \quad \text{Carry} \\
&:\text{E 00.01} = \text{R A 01.02} \quad \text{Reset} \\
&:\text{E 01.03} = \text{R A 01.03} \\
\end{align*}
\]

At the start of the program, the counter input signal must be "0". If this cannot be guaranteed, the edge evaluation must be modified (see section 5.2.3 decimal counter, up/down).

5.3.4 Binary counter, up/down

At the start of the program and when the counting direction selection signal is connected, the counter input signal must be "0". If this cannot be guaranteed, the edge evaluation must be modified (see decimal counter, up/down). In this case, the following selection of the counting direction with one input is not possible.

\[
\begin{align*}
&:\text{E 02.02} = \text{up} \\
&:\text{E 02.02} = \text{down} \\
\end{align*}
\]

5.4 BCD counters

5.4.1 BCD counters, general

Code conversion – function diagram

<table>
<thead>
<tr>
<th>Decimal</th>
<th>BCD Bit value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0 0 0 0</td>
</tr>
<tr>
<td>1</td>
<td>0 0 0 1</td>
</tr>
<tr>
<td>2</td>
<td>0 0 1 0</td>
</tr>
<tr>
<td>3</td>
<td>0 0 1 1</td>
</tr>
<tr>
<td>4</td>
<td>0 1 0 0</td>
</tr>
<tr>
<td>5</td>
<td>0 1 0 1</td>
</tr>
<tr>
<td>6</td>
<td>0 1 1 0</td>
</tr>
<tr>
<td>7</td>
<td>0 1 1 1</td>
</tr>
<tr>
<td>8</td>
<td>1 0 0 0</td>
</tr>
<tr>
<td>9</td>
<td>1 0 0 1</td>
</tr>
<tr>
<td>0</td>
<td>1 0 1 0</td>
</tr>
</tbody>
</table>

PROCONTIC b Applications Issue 02.88
The BCD counter has the same rules as the binary counter.

a. The least significant bit (1) of the counter changes its stage (0 → 1, 1 → 0) with each counting pulse.

b. Each time a bit position switches from “1 → 0”, the state of the next higher bit is changed.

In addition, the following rule also applies:

- If bits 8 and 1 are “1” (= 9), when a counting pulse arrives, all bit positions are reset.

By means of nested subroutines, this routine ensures that all bits – starting with the least significant and extending to the most significant bit position – change their signal states sequentially with each counting pulse until a “1” is written into one position. The states of all bits with higher significance then remain unchanged. Each time the bit positions 2 and 4 are processed, bit 8 is tested. In the case of a “1” in position 8, a zero is allocated to the following bit positions of the decade, thus setting the counter to zero (10).

The carry is formed by allocation to N A 06.08 (see section 5.2.3 decimal counter up/down – 2 decades).

For purely internal use of the counter, the outputs (A) can be replaced by function flags (M).

At the start of the program, the counter input signal must be “0”. If this cannot be guaranteed, the edge evaluation must be modified (see section 5.2.3 decimal counter, up/down).

5.4.3 BCD counter, down

By means of nested subroutines, this routine ensures that all bits – starting with the least significant and extending to the most significant bit position – change their signal states sequentially with each counter pulse until a “0” is written into one position. The states of all bits with higher significance remain unchanged.

In the 1st step, setting of bit position 8 causes bit positions 2 and 4 to be reset (10 → 9).
At the start of the program, the counter input signal must be "0". If this cannot be guaranteed, the edge evaluation must be modified (see section 5.2.3 decimal counter, up/down).

5.4.4 BCD counter, up/down

- 1 decade

The direction of counting can be preselected by means of one input.

When the program is started and when the direction preselection signal is connected, the counter input signal must be "0". If this cannot be guaranteed, the edge evaluation must be modified (see decimal counter, up/down). In this case, preselection of the direction counting with only one input is not possible.

If it is not necessary to display the counter steps immediately, an output (A) can be used instead of the function flag (M) for each bit of the counter.

5.4.5 BCD counter, up/down

- 2 decades

At the start of the program and when a counting direction preselection signal is connected, the counter input signal must be "0". If this cannot be guaranteed, the edge evaluation must be modified (see section 5.2.3 decimal counter, up/down). In this case, preselection of the counting direction with only one input is not possible.
Selection of the operating mode – up/down – can also be carried out with two separate clock signals (inputs).

5.4.6 BCD counter – setting

Program for counting
– corresponding to BCD counter, up or down
6.1 Shift registers

6.1.1 Shift registers, general

In a shift register, a unit of information (1 bit) is shifted by one position with each clock pulse through the number of available shift positions (4). With each clock pulse, a new bit (E 00,00) is moved into the first position of the register and the bit from the last position of the register is lost. For loading and for correction purposes, the shift register can also be loaded in parallel via separate inputs (E 01,01 – E 01,04) if a pulse is connected to input E 00,03.

<table>
<thead>
<tr>
<th>A 00,01</th>
<th>A 00,02</th>
<th>A 00,03</th>
<th>A 00,04</th>
</tr>
</thead>
<tbody>
<tr>
<td>Initial state</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>E 00,03</td>
<td>E 01,01</td>
<td>E 01,02</td>
<td>E 01,03</td>
</tr>
<tr>
<td>Parallel loading</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

6.1.2 Shift register, implementation

By writing in the correct sequence – always from back to front – it is possible to ensure that the information stored in the A flags is shifted back one position with each shift pulse. The information from input E 00,00 is shifted into the first position. The information remains stored until the next shift pulse, parallel input, or reset operation. The set condition for the parallel inputs is located in a separate subroutine.

If the parallel input or reset facilities are not required, they can be omitted.

The shift register can be extended to any required length.

Parallel input, loading

6.2 Stack registers

6.2.1 Stack registers, general
In the case of a stack register (FIFO= first in - first out), information is moved in parallel (E 00,01 - E 00,04) into a memory with a write signal (E 00,00). If the register is empty, the information moves automatically to the last line and can be read out at the outputs. If lines are already occupied, the new information moves as far as the last free line.

The read signal (E 00,06) resets the last line and all other lines are shifted by one position. The reset signal clears the complete contents of the register.

If the register is full, i.e. if all lines are occupied, no further information is accepted. The states "Full" and "Empty" of the stack register are displayed.

### 6.2.2 Stack register, implementation

If the register is not already full (N M'00,07), the write pulse (edge detection with E 00,01) shifts the parallel information (E 00,01-E 00,04) into the first line. Acceptance of the data blocks the line (=S M'00,07). If the next line is not blocked (IN M'00,08), the information is moved to the next line, which is then blocked (=S M'00,08), and the block in the preceding line is cleared (=R M'00,07). This operation is continued until the next line is detected as blocked or full. The shift operation is then stopped. If the register was empty, the information moves down to the last line (=S M'00,10).

The read pulse (edge detection with E 00,06) clears the blocking flag of the last line (=R M'00,10). This releases the last line for the shift operation. If the preceding line was full (1 M'00,09), the last line is again blocked. If the previous line was not full, the last line is not blocked. One line is processed with each program cycle. If the register is empty (A 00,13), reading is prevented. The information in "Free" lines is also shifted, but without the blocking flag, which means that it has no effect on subsequent writing and reading.

The register can be extended to any required length.

#### Resetting

- \[ \text{IN E 00,07} = \text{R M'00,14} \]
- \[ \text{IN E 00,07} \& \text{N M'00,14} \]
- \[ = \text{S M'00,14} = \text{M} \]
- \[ = \text{N M'00,01} = \text{N M'00,02} \]
- \[ = \text{N M'00,03} = \text{N M'00,04} \]
- \[ = \text{N M'01,01} = \text{N M'01,02} \]
- \[ = \text{N M'01,03} = \text{N M'01,04} \]
- \[ = \text{N M'02,01} = \text{N M'02,02} \]
- \[ = \text{N M'02,03} = \text{N M'02,04} \]
- \[ = \text{N M'03,01} = \text{N M'03,02} \]
- \[ = \text{N M'03,03} = \text{N M'03,04} \]
- \[ = \text{R M'00,07} = \text{R M'00,08} \]
- \[ = \text{R M'00,09} = \text{R M'00,10} \]
- \[ = \text{M} \]
7 Code converters

7.1 Code converter, BCD into 1-out-of-10

Alternative solution for purely internal use with a register chain:

:\text{IN} \ S'00.00 = S'00.00
\text{IN} \ M'00.04 = S'00.08
\text{IN} \ M'00.03 = S'00.04
\text{IN} \ M'00.02 = S'00.02
\text{IN} \ M'00.01 = S'00.00
\text{IN} \ S'00.00 = S'00.01
\text{IN} \ S'00.02 = S'00.03
\text{IN} \ S'00.04 = S'00.05
\text{IN} \ S'00.06 = S'00.07
\text{IN} \ S'00.08 = S'00.09
\text{IN} \ M'00.01 = M'00.00
\text{IN} \ M'00.02 = S'00.00
\text{IN} \ M'00.03 = S'00.03
\text{IN} \ M'00.04 = S'00.06
\text{IN} \ S'00.00 = S'00.00
\text{IN} \ S'00.01 = S'00.01
\text{IN} \ S'00.02 = S'00.02
\text{IN} \ S'00.03 = S'00.03
\text{IN} \ S'00.04 = S'00.04
\text{IN} \ S'00.05 = S'00.05
\text{IN} \ S'00.06 = S'00.06
\text{IN} \ S'00.07 = S'00.07
\text{IN} \ M'00.01 = M'00.00

7.2 Code converter, 1-out-of-10 into BCD

7.3 Code converter, BCD into 1-out-of-8
7.4 Code converter, 1-out-of-8 into BCD

7.5 Code converter, BCD into 7-segment

7.6 Code converter, decimal into 7-segment
<table>
<thead>
<tr>
<th>7-segment display</th>
<th>NAa</th>
<th>NAb</th>
<th>NAc</th>
<th>NAe</th>
<th>NAf</th>
<th>NAg</th>
</tr>
</thead>
<tbody>
<tr>
<td>b,c</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>a,b,d,</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>e,g</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>a,b,c,</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>f,g</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>b,c,f</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>g</td>
<td></td>
<td></td>
<td>x</td>
<td>x</td>
<td></td>
<td></td>
</tr>
<tr>
<td>a,c,d</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>f,g</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>c,d,e</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>f,g</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>a,b,c</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>d,c,f,</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>g</td>
<td></td>
<td></td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>a,b,c,d</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>e,f,g</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>a,b,c</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>d,e</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>f,g</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

| 1 / 4 / 6 = N Aa |
| 5 / 6 = N Ab     |
| 2 = N Ac         |
| 1 / 4 / 7 / 9 = N Ad |
| 1 / 2 / 3 / 7 = N Af |
| 1 / 7 / 6 = N Ag  |

Segment a
Segment b
Segment c
Segment d
Segment e
Segment f
Segment g
8.2 Greater-less-equal comparator

Each separate bit position is tested for greater (>) or less (<). If this is not the case, the two values are equal.

8.1 Comparator for equivalence

Starting with the least significant bit, each single bit is checked for greater (>) or less (<). If a more significant bit requires correction of a result, the characteristic of the register chain deletes the previous results.
9.1 Signalling with continuous light

The operational status to be signaled (E 00.00) is indicated by continuous light (A 00.01). If the signal is still present when the acknowledgment arrives (E 00.03), the light remains on until the signal disappears. In all other cases, the lamp is switched off immediately after acknowledgment.

Functional diagram:

The new signal input E 00.00 is indicated at input A 02.04 by a 2 Hz flashing signal (N·T 02.00 → A 02.04) (see also section 4.6 "Oscillator"). At the same time, an audible signal (A 04.00) is activated.

If the acknowledgment key E 00.01 is depressed, then the flashing light changes to a continuous light. When the incoming signal disappears, the optical indication (A 02.04) is switched off.

The audible signal can be switched off only with its own acknowledgment key (E 00.02).

9.2 New value signalling with single flashing light

Oscillator

<table>
<thead>
<tr>
<th>T</th>
<th>T 02.00</th>
<th>T 04.00</th>
</tr>
</thead>
<tbody>
<tr>
<td>N</td>
<td>M 00.01</td>
<td>M 02.04</td>
</tr>
<tr>
<td>N</td>
<td>M 00.01</td>
<td>M 00.01</td>
</tr>
</tbody>
</table>

Functional diagram:
Each new signal at signal input E 04,00 is indicated at the output A 00,04 via flashing light (2 Hz). At the same time, the audible alarm (A 00,06) is activated. After depression of the acknowledgment key E 04,15, the flashing light switches to a slow flashing light (0.5 Hz) if the input signal is no longer present. If the input signal is still present, then the flashing switches to a continuous light. Slow flashing can be switched off with the acknowledgment key for the signal buffer (E 04,10).

The audible signal (A 00,06) is switched off with its own acknowledgment key (E 04,03). The flashing buses must be programmed separately for this example (see also section 4.8, Oscillator with frequency divider).
9.4 First and new value signalling with single acknowledgment

The first value signal identifies that signal in a group (E 00.00 to E 00.02) which first occurred. Only the first state which occurs is signaled with a flashing light (2 Hz); all subsequent states are signaled with continuous light. Acknowledgment is carried out only via a first value acknowledgment key. If the signal is still present after first value acknowledgment, the lamp switches to continuous light until the signal disappears.

Further signals are present as continuous signals until the state to be signaled has disappeared after acknowledgment.

The horn is switched on with each new value which is signaled.

Functional diagram:
9.5 First value signalling with double acknowledgment

All operating states which require signalling are displayed as a new value with a flashing light. After acknowledgment of the optical signal (E00.03), only the first value alarm continues to flash. The other signals remain active as continuous light as long as the operating state to be signalled exists. The first value can be acknowledged only by the first value acknowledgment (E00.04) and then remains active as a continuous light as long as the signal is present.

Functional diagram:

The program is similar to that for first value signalling with single acknowledgment, except that the output module (shown within the box) must be written as follows:

```plaintext
; E 00.04 =R M'00.03
  lst value acknowledgment
  acknowledgment buffer 2
  =R M'00.02
  lst value buffer
  =E 00.03 &N M'00.05
  Acknowledgment lst value acknowledgment 2
  / =E 00.04 & N M'00.05
  lst value acknowledgment
  acknowledgment buffer 2
  =S M'00.09
  Acknowledgment buffer 2
  / =E 00.04 =R M'00.05
  lst value acknowledgment
  acknowledgment 2
  / =E 00.03 &N M'00.07
  Acknowledgment lst value acknowledgment 3
  / =E 00.04 & M'00.07
  lst value acknowledgment
  acknowledgment 3
  =S M'00.10
  Acknowledgment buffer 3
  / =E 00.04 =R M'00.07
  lst value acknowledgment
  acknowledgment 3
  / =M'00.08 &N E 00.00
  =R M'00.03 =R M'00.00 Signal 1
  =R M'00.08
  / =M'00.09 &N E 00.01
  =R M'00.05 =R M'00.04 Signal 2
  =R M'00.09
  / =M'00.10 &N E 00.02
  =R M'00.07 =R M'00.06 Signal 3
  =R M'00.10
  / =E 00.05 =R A 04.03 Horn Acknowledgment
  / =M'00.03 & M'01.01
  / =M'00.00 &N M'00.03 Optical signal 1
  = A 04.00
  / =M'00.05 & M'01.01
  / =M'00.04 &N M'00.05 Optical signal 2
  = A 04.01
  / =M'00.07 & M'01.01
  / =M'00.06 &N M'00.07 Optical signal 3
  = A 04.02
  / =N T 01.00 = T 01.00
  / =M'01.00 = MA Oscillator
  / =N M'01.01 = M'01.01 (T 01.00 = 0.25 s)
  = ME
```

PROCONT CR Applications Issue 02.88
10 Registers

## 10.1 Register as sequence control

The register chains of the PROCONTIC b are hardware stepping chains with 16 of 1 characteristic. The register steps have a buffer characteristic. Setting of one register step (= S',...) resets the register position which was already set. The positions can be set into any sequence. When the voltage is connected, the first step (00) of a register chain is always set. This step should not be used for active switching activities, but only for definition of an idle state.

To set a register step, the previous should always be interrogated in order to achieve the required setting sequence.

<table>
<thead>
<tr>
<th>Step</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Reset basic state</td>
</tr>
<tr>
<td>01</td>
<td>Set 1st register step</td>
</tr>
<tr>
<td>02</td>
<td>Set 2nd register step</td>
</tr>
<tr>
<td>03</td>
<td>Set 3rd register step</td>
</tr>
<tr>
<td>04</td>
<td>Set 4th register step</td>
</tr>
<tr>
<td>05</td>
<td>Set 5th register step</td>
</tr>
<tr>
<td>06</td>
<td>Set 6th register step</td>
</tr>
<tr>
<td>07</td>
<td>Set 7th register step</td>
</tr>
<tr>
<td>08</td>
<td>Set 8th register step</td>
</tr>
<tr>
<td>09</td>
<td>Set 9th register step</td>
</tr>
<tr>
<td>10</td>
<td>Set 10th register step</td>
</tr>
<tr>
<td>11</td>
<td>Set 11th register step</td>
</tr>
<tr>
<td>12</td>
<td>Set 12th register step</td>
</tr>
</tbody>
</table>

**Flowchart Example**

```
Start
00
01
02
03
04
05
06
07
08
09
10
11
12
End
```
10.2 Sequential connection of two register chains

At the start, the zero state of both register chains must be interrogated:

\[
\begin{align*}
& S'00.00 \quad \& \quad S'01.00 \\
& \quad \& \quad E 00.00 \quad = \quad S'00.01
\end{align*}
\]

Stepping is carried out within each register chain as for a simple register circuit.

\[
\begin{align*}
& S'00.01 \quad \& \quad E 00.01 \\
& = S'00.02 \quad \& \quad E 00.02 \\
& = S'00.03 \\
& \text{etc.}
\end{align*}
\]

Setting the first step of the second register chain does not automatically reset the last step of the first chain. This must be coupled to the setting condition.

\[
\begin{align*}
& S'00.15 \quad \& \quad E 00.15 \\
& = S'01.01 \quad = \quad S'00.00
\end{align*}
\]

The last program step of the second chain must reset the second chain to the idle state in order to release the coupled chains for a subsequent start (E 00.00). The first chain was already reset by the transition condition.

\[
\begin{align*}
& S'01.07 \quad \& \quad E 01.07 \\
& = S'03.00
\end{align*}
\]
The purpose of the channel selection routine (= priority encoder) is to switch the signal states of various data inputs (E 01,00 to E 01,02, E 02,00 to E 02,02, E 03,00 to E 03,02, E 04,00 to E 04,02) to the outputs (A 00,00 to A 00,02) according to the various select inputs (E 00,00 to E 00,03). The select input with the highest channel number has priority (E 00,03 before E 00,02 before E 00,01 before E 00,00).

```
IN E 00.03 & E 00.02
= M'00.01
IN E 00.03 &N E 00.02 Priority
& E 00.01 - M'00.02 definition
IN E 00.03 &N E 00.02
&N E 00.01 & E 00.00
= M'00.03
E 01.00 & E 00.03
/ E 02.00 & M'00.01
/ E 03.00 & M'00.02
/ E 04.00 & M'00.03
= A 00.00

E 01.01 & E 00.03
/ E 02.01 & M'00.01
/ E 03.01 & M'00.02
/ E 04.01 & M'00.03
= A 00.01

E 01.02 & E 00.03
/ E 02.02 & M'00.01
/ E 03.02 & M'00.02
/ E 04.02 & M'00.03
= A 00.01
```
12.1 Assignments for the programming examples

For the units listed in the following programming examples these slot assignments are valid:

- E 00... input unit 1
- E 01... input unit 2
- E 02... input unit 3
- E 03... input unit 4
- E 04... counter, input addresses left unit half
- E 05... counter, input addresses right unit half
- A 04... output unit 1
- A 05... output unit 2
- A 06... output unit 3

The signals VK2 (1-signal = up, 0-signal = down for channel 2), SS (set), FR (release) and R (reset) for the triggering of the counter are entered via the terminals on the front panel of the counter 07 ZG 84 (see section 12.7).

Positions of the coding switch on the left side board of the counter 07 ZG 84 (see also volume 2, section 8.5):

<table>
<thead>
<tr>
<th>Signal</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>S1 off</td>
<td>Counting direction channel 1 up</td>
</tr>
<tr>
<td>S2 on</td>
<td>Pulse counting</td>
</tr>
<tr>
<td>S3</td>
<td>Positive flank channel 1 country</td>
</tr>
<tr>
<td>S4</td>
<td>Positive flank channel 2 country</td>
</tr>
<tr>
<td>S5</td>
<td>Decimal counting</td>
</tr>
</tbody>
</table>

12.2 Load setpoint into the setpoint register

Input over the bus

- Input address
- Setpoint

Write select setpoint register
Set operating mode data transfer

<table>
<thead>
<tr>
<th>E 01,00</th>
<th>A 04,00</th>
</tr>
</thead>
<tbody>
<tr>
<td>E 01,01</td>
<td>A 04,01</td>
</tr>
<tr>
<td>E 01,02</td>
<td>A 04,02</td>
</tr>
<tr>
<td>E 01,03</td>
<td>A 04,03</td>
</tr>
<tr>
<td>E 01,04</td>
<td>A 04,04</td>
</tr>
<tr>
<td>E 01,05</td>
<td>A 04,05</td>
</tr>
<tr>
<td>E 01,06</td>
<td>A 04,06</td>
</tr>
<tr>
<td>E 01,07</td>
<td>A 04,07</td>
</tr>
<tr>
<td>E 02,00</td>
<td>A 05,00</td>
</tr>
<tr>
<td>E 02,01</td>
<td>A 05,01</td>
</tr>
<tr>
<td>E 02,02</td>
<td>A 05,02</td>
</tr>
<tr>
<td>E 02,03</td>
<td>A 05,03</td>
</tr>
<tr>
<td>E 02,04</td>
<td>A 05,04</td>
</tr>
<tr>
<td>E 02,05</td>
<td>A 05,05</td>
</tr>
<tr>
<td>E 02,06</td>
<td>A 05,06</td>
</tr>
<tr>
<td>E 02,07</td>
<td>A 05,07</td>
</tr>
</tbody>
</table>

Counting input

- Up/down switching channel 2
- Release
- Set setpoint
- Reset

Notice:
The sequency of the inputs is obligatory
Program for bit processing:

```
! E 00,00 = NA
! E 01,00 = A 04,00
! E 01,01 = A 04,01
! E 01,02 = A 04,02
! E 01,03 = A 04,03
! E 01,04 = A 04,04
! E 01,05 = A 04,05
! E 01,06 = A 04,06
! E 01,07 = A 04,07
! E 02,00 = A 05,00
! E 02,01 = A 05,01
! E 02,02 = A 05,02
! E 02,03 = A 05,03
! E 02,04 = A 05,04
! E 02,05 = A 05,05
! E 02,06 = A 05,06
! E 02,07 = A 05,07
! E 00,00 /N E 00,00
! A 05,07
-N A 04,01
-N ME
```

With the word processor 07 WP 84 or the central processor unit 07 ZE 86 by assignment of a constant:

```
! E 00,00 = SPM 000
! E 00,00 = A 04,01
! E 00,00 = A 04,02
! E 00,00 = A 04,03
! E 00,00 = A 04,04
! E 00,00 = A 04,05
! E 00,00 = A 04,06
! E 00,00 = A 04,07
```

With the word processor 07 WP 84 or the central processor unit 07 ZE 86 by assignment of two input units following each other:

```
! E 00,00 = SPM 000
! E 00,00 = A 04,01
! bE 01,00 = bA 04,00
! E 00,00 /N E 00,00
! E 00,00 = A 05,07
-N A 04,01
! MR 000
```

12.3 Loading the pre-trip value

Loading the pre-trip value is done in the same way as loading the set point, but by using the signal "write select pre-trip value register".

instead of A 04,01 → A 04,02

12.4 Read actual value and display on output unit

Notice:
The sequency of the inputs is obligatory
12.5 Polling of the actual value and loading of the setpoint with this actual value

Notice

The sequence of the inputs is obligatory.

```
! E 00.01 = MA
= A 04.03
= A 04.00
! E 04.00 = A 06.00
! E 04.01 = A 06.01
! E 04.02 = A 06.02
! E 04.03 = A 06.03
! E 04.04 = A 06.04
! E 04.05 = A 06.05
! E 04.06 = A 06.06
! E 04.07 = A 06.07
! E 05.00 = A 07.00
! E 05.01 = A 07.01
! E 05.02 = A 07.02
! E 05.03 = A 07.03
! E 05.04 = A 07.04
! E 05.05 = A 07.05
! E 05.06 = A 07.06
! E 05.07 = A 07.07
= A 05.01 /N E 00.01

=N A 04.03

ME
```
Program for word processing:

```
: N 00.00 = FSM 000
: E 00.00 = A 04.03
: A 04.01 = A 04.00
: BE 04.00 = BA 04.00
: E 00.00 /N E 00.00
: A 09.07 = N A 04.01
: NA 04.03
: MR 000
```

12.6 Polling of the comparator bits and display on the output unit

Program for bit processing:

```
: E 00.03 = NA
: A 08.07 = operating mode 'control'
: E 04.00 = A 08.00 = free
: E 04.01 = A 08.01 = direction of counting
: E 04.02 = A 08.02 = actual value = 0
: E 04.03 = A 08.03 = actual value > 0
: E 04.04 = A 08.04 = actual value < pre-trip value
: E 04.05 = A 08.05 = actual value > pre-trip value
: E 04.06 = A 08.06 = actual value < setpoint
: E 04.07 = A 08.07 = actual value = setpoint
: ME
```

12.7 Input Of The Signals VK2, FR, SS, R In The Program

Program for bit processing

```
: E 00.05 = NA
: A 05.07 = set operating mode control
: E 03.07 = A 04.07 = up/down switching for channel 2
: E 03.06 = A 04.06 = release for counting
: E 03.05 = A 04.05 = dynamic setting (actual value to setpoint)
: E 03.04 = A 04.04 = dynamic erase
```