Determining the voltage rating of prospective power semiconductors is normally the first step in the design of power electronic equipment. If the rating is too close to the operating voltage, the risk of failure will be large, adversely affecting equipment availability. If the voltage rating is chosen with excessive safety margins, overall efficiency and performance will suffer since higher rated devices require thicker silicon which generates higher losses.
1 Introduction
   1.1 Parameter definitions
   1.2 Comments to the parameter definitions
   1.3 Controlled and uncontrolled environments

2 Design recommendations for line-side high power semiconductors
   2.1 Determining the required voltage rating
   2.2 Comments on the safety factor «k»

3 Design recommendations for inverter-side high power semiconductors
   3.1 The basic configurations
   3.2 Voltage source 2-level inverter
   3.3 Voltage source 3-level inverter
   3.4 Current source inverters
   3.5 Voltage ratings for active front-end converters

4 References
1 Introduction
Supply network conditions and equipment design both determine the prospective voltages to which the semiconductors will be exposed. There are no simple rules covering all applications and the ratings have to be determined case by case. This application note serves as a guide for voltage selection by collating various recommendations for the most common converter types based on years of experience from the field of power electronics. These recommendations are for single devices only. The complexity introduced by series connection of devices is not within the scope of this application note.

1.1 Parameter definitions
Several blocking voltages are defined in the data sheets of high power semiconductor. The differences between the various ratings are explained in this section. The definitions are, of course, standardised and can be found in various international standards such as IEC 60747.
It is important to distinguish between repetitive over-voltages \( V_{DRM}/V_{RWM} \) (commutation over-voltages that appear at line frequency) and non-repetitive over-voltage surges \( V_{DSS}/V_{RSM} \) that appear randomly (e.g. because of lightning and network transients). Too high a single voltage surge will lead to an avalanche breakdown of the semiconductor and too high a repetitive voltage peak may lead to thermal «runaway» even if the voltage level of these repetitive voltages is below the avalanche breakdown limit. DC-voltages stress semiconductors in different ways and will be explained later.

\[ V_{DWM}, V_{RWM} : \text{Maximum crest working forward and reverse voltages. This is the maximum working voltage at line frequency (Fig. 1).} \]
\[ V_{DSM}, V_{RSM} : \text{Maximum surge peak forward and reverse blocking voltage. This is the absolute maximum single-pulse voltage that the devices can instantaneously block. It is the voltage level at which the semiconductor will fail.} \]
\[ V_{DVM}, V_{VRM} : \text{Maximum repetitive peak forward and reverse blocking voltage. This is the maximum voltage that the device can block repetitively. Above this level the device will thermally «run-away» and fail.} \]
\[ V_{DC-link} : \text{Maximum continuous DC voltage for a specified failure rate (100 FIT for example) due to cosmic radiation. Exceeding this voltage does not immediately lead to device failure, but the probability of a cosmic radiation failure increases exponentially with the applied voltage. For more information see Application Notes 5SYA2042 «Failure rates of HiPak modules due to cosmic rays» and 5SYA2046 «Failure rates of IGCTs due to cosmic rays».} \]

1.2 Comments to the parameter definitions
These definitions and their test methods can be found in IEC 60747-6. Not all the defined parameters are included in manufacturers’ data sheets. Notably, \( V_{DWM/VRWM} \) is left to the user to decide as a function of the device limiting voltages \( V_{DSM/RSM} \). This is because, as will be seen in Section 2, line-commutated devices are chosen as a function of the expected line transients rather than as a function of the nominal line voltage. By the same token, DC voltage is also not specified as, again, transient voltages take precedence over DC voltages (e.g. in a rectifier). The opposite is true of inverter devices. In an inverter, the semiconductors are decoupled from the source of random transients (namely the network) by a large filter (capacitor or inductor). Here the working voltage (DC for a Voltage Source Inverter or AC for a Current Source Inverter) is the determining voltage along with the repetitive peak voltages and surge voltages are no longer considered. This is expanded in the next section.

1.3 Controlled and uncontrolled environments
The circuit designer encounters the problem of over-voltages in two different electrical contexts. The first, which may be referred to as a «controlled environment» is one in which a transient is generated within a known piece of equipment and by a specific circuit component, such as a mechanical or solid state switch operating in an inductive circuit. Such transients can be quantified in current, voltage, time and wave-shape by circuit analysis or measurement. In these circumstances the electrical environment is known or «controlled». By contrast, the second case, considered to be an «uncontrolled environment» defies circuit analysis and also, in general, measurement. This is the case of equipments peripheral to large distributed networks such as power grids. Such «infinitely» distributed networks act as vast «aerials» capturing and transmitting electrical disturbances either from lightning strokes, distribution faults or load-switching by other users. The rational choice of semiconductor voltage rating in such environments starts with a statistical knowledge of the transients in the system. It should be noted that IEC 60664 uses the terms «controlled» and «uncontrolled» in a wider sense to differentiate between systems where transients are completely unknown (unprotected, line-operated) and those where they are either known (internally generated) or limited to well defined levels (protected line-operated systems).

2 Design recommendations for line-side high power semiconductors

2.1 Determining the required voltage rating
Due to the over-voltage transients that occur on a supply network, especially in an industrial environment, the power semiconductor must be carefully chosen to handle most over-voltages without the need for expensive external over-voltage protection. For the definitions used, see Fig. 2.

Fig. 1: Definition of repetitive, non-repetitive and normal operating voltages

\[ V_{D}, V_{R} : \text{Maximum continuous direct (forward) and reverse blocking voltage. This is the maximum DC-voltage that can be applied on the device.} \]
\[ V_{DC-link} : \text{Maximum continuous DC voltage for a specified failure rate (100 FIT for example) due to cosmic radiation. Exceeding this voltage does not immediately lead to device failure, but the probability of a cosmic radiation failure increases exponentially with the applied voltage. For more information see Application Notes 5SYA2042 «Failure rates of HiPak modules due to cosmic rays» and 5SYA2046 «Failure rates of IGCTs due to cosmic rays».} \]
To calculate the required voltage rating Equation 1 is used:

$$V_{DSM\, and/ or\ V_{RSM}} = \sqrt{2} \cdot V_{\text{supply}} \cdot k$$

Equation 1

where $V_{\text{supply}}$ is the rms-value of the line-to-line supply voltage and $k$ is a safety factor selected according to the quality of the supply network.

There are few publications describing network quality and the values and probabilities of over-voltage spikes. The most comprehensive seems to be IEEE C62.41-1991 «IEEE Recommended Practice on Surge Voltages in Low Voltage AC Power Circuits», which can be ordered through www.ieee.org. This standard gives surge crest voltages and their probabilities of occurrence for low voltage AC-networks (< 1000V RMS) for different degrees of exposure. Installations within the EU (European Union) must comply with directive 89/336/EEC and related standards (see www.cenelec.org for more information) which require filters for emission suppression. These components also improve over-voltage immunity by attenuating voltage transients from the supply network.

In general network conditions are unknown and so the factor $k$ of Eqn 1 is selected based on experience. For industrial environments, $k$ is normally chosen to be between 2 and 2.5 but for low quality supply networks (and in the absence of over-voltage protection circuits) $k$ may need to be set to a higher value (e.g. $k = 3$). Typically, a high current rectifier supplied by a lightning-protected transformer may be satisfactorily designed with $k = 2.5$ in Eqn 1.

By using rectifier devices with controlled avalanche behaviour, normally referred to as «avalanche diodes», factor $k$ can be reduced since the avalanche diodes will self-protect against certain over-voltage events. A significant reduction of $k$ is not recommended however since the avalanche capability of most semiconductors is limited in terms of energy absorption capability. ABB offers a range of avalanche diodes with 100 percent tested avalanche capability of 50 kilowatts (kW) or higher for $t_p = 20 \mu s$.

The subject of RC-circuits for thyristors and diodes for reducing commutation voltage transients is not treated here. This subject is covered specifically in Application Note 5SYA 2020 «Design of RC Snubbers for Phase Control Applications».

Using Eqn 1, the preferred voltage ratings for power semiconductors are shown in Table 1 for standard line voltages.

<table>
<thead>
<tr>
<th>Nominal line voltage $V_{RMS}$</th>
<th>Preferred blocking voltage rating $V_{DSM, and/ or\ V_{RSM}}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>400 V RMS</td>
<td>1400</td>
</tr>
<tr>
<td>500 V RMS</td>
<td>1800</td>
</tr>
<tr>
<td>690 V RMS</td>
<td>2400</td>
</tr>
<tr>
<td>800 V RMS</td>
<td>2800</td>
</tr>
<tr>
<td>1000 V RMS</td>
<td>3600</td>
</tr>
<tr>
<td>1200 V RMS</td>
<td>4200</td>
</tr>
<tr>
<td>1500 V RMS</td>
<td>5200</td>
</tr>
<tr>
<td>1800 V RMS</td>
<td>6500</td>
</tr>
</tbody>
</table>

Table 1: Preferred blocking voltage ratings for high power semiconductors operating at standard supply voltages.

2.2 Comments on the safety factor «$k$»

The choice of $k = 2.5$ may appear arbitrary but it must be recognised that it is based on 40 years of experience world-wide. There is little statistical data available on the distribution of transients in Medium Voltage networks but on LV networks, considerable data has been recorded and published in IEEE C62.41-1991. Figs. 3a and 3b are taken from this document and show the distribution of transients in an unprotected system and the surge amplitude dependence on nominal line voltages, respectively.
We observe that transients of amplitude 20 kV may occur in High Exposure environments at the rate of once per year per location in an unprotected system though wiring clearances will normally limit this to 6 kV. An unprotected system is one in which there are no filters, transient absorbers, snubbers or spark gaps (including «accidental» gaps such a wiring clearances in junction boxes). Fig. 3b shows that there is a low sensitivity of transient amplitudes as a function of nominal line voltage. This is because surges within a distribution grid will be transmitted through transformer inter-winding capacitances with little regard for the turns ratios. This implies that Fig. 3a, in the absence of better data, might be applied to Medium Voltage networks The guide further suggests that the impedance in a High Exposure area is 12 Ω for a fast (5 µs.) transient and 2 Ω for a slow (50 µs) transient, which facilitates the design of input filters. Whereas IEC 60747 allows the manufacturer to determine (and declare) the pulse-widths and repetition rates for the testing of $V_{DWM/RWM}$ and $V_{DSM/RSM}$ it stipulates that $V_{DWM/RWM}$ be tested at line frequency with full sine waves. As already stated however, the working voltages are no longer specified and it has become common practice for the $V_{DWM/RWM}$ of low and medium voltage devices to be tested in the same way as $V_{DSM/RSM}$ in the interest of simplicity. High voltage devices (say >5kV) however, require a return to the original spirit of the International Standards to avoid thermal runaway or a temperature de-rating during testing.

3 Design recommendations for inverter-side high power semiconductors

The voltage ratings for inverter devices are different to those of converters. This is especially true for Voltage Source Inverters (VSI) where a DC-link (capacitor bank) filters out random transients from the uncontrolled environment (grid). This means, as indicated above, that voltage safety margins can be reduced and there is no need for a $V_{DSM/RSM}$ rating. On the other hand, the presence of a continuous DC voltage across the devices leads to a higher probability of cosmic ray failure or of thermal runaway, thus making the DC Working Voltage, the determinant rating.

3.1 The basic configurations

The recommended voltage rating for the active switching element and its free-wheel diode in a VSI, is not only determined by the supply voltage but also by the configuration used for the inverter. In this paragraph we concentrate on the most common inverter types and the recommended ratings for each of them at the most common supply voltages. In Section 3.2 we consider the 2-level voltage source inverter (2-L VSI, see Fig. 4); in Section 3.3, the 3-level voltage source inverter (3-L VSI, see Fig. 5) and finally we look at the current source inverter (CSI, see Fig. 6) in Section 3.4. Other configurations such as multi-level inverters are not included in this application note.

In a VSI, there are three voltage ratings which have to be considered:

1) the DC-voltage which determines the cosmic radiation failure rate and long-term leakage current stability
2) the repetitive over-voltage spikes at turn-off which must not exceed the rated $V_{DWM}$ of the device
3) the maximum voltage against which the device is supposed to switch (a specified current) guarantee its Safe Operating Area; this voltage may be determined by short-term braking conditions and filter voltage ripple but is considered outside the scope of this application note.

For a good utilisation of the power semiconductor, it is very important to minimise the stray inductance in the switching loop, since a high inductance will lead to a high over-voltage spike requiring a higher $V_{DWM}$ rating for the device. For examples of the influence of the stray inductance see Application Note SYA2032 «Applying IGCTs».
where \( y \) is a safety factor that has to be selected based on switching conditions and stray inductances. For the calculation of the required voltage rating, a safety margin of about 50 percent is used for low stray inductance inverters and for medium stray inductances, a safety margin of about 60 percent is used. The preferred device rating is then normally selected as the next highest standard device voltage rating.

Using Eqn 2 and 3, the preferred voltage ratings for the semiconductor at standard line voltages are shown in Table 2.

### Table 2: Preferred blocking voltage ratings for high power semiconductors used in 2-level VSIs

<table>
<thead>
<tr>
<th>Nominal line voltage (V)</th>
<th>Nominal DC-link voltage for cosmic ray blocking voltage (V)</th>
<th>Preferred repetitive voltage rating (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>400 V_{RMS}</td>
<td>620</td>
<td>1200</td>
</tr>
<tr>
<td>750 V_{DC}</td>
<td>900</td>
<td>1700</td>
</tr>
<tr>
<td>690 V_{RMS}</td>
<td>1070</td>
<td>1700</td>
</tr>
<tr>
<td>1500 V_{DC}</td>
<td>1800</td>
<td>3300</td>
</tr>
<tr>
<td>1700 V_{RMS}</td>
<td>2200</td>
<td>4500</td>
</tr>
<tr>
<td>3000 V_{DC}</td>
<td>3600</td>
<td>6000</td>
</tr>
<tr>
<td>3000 V_{RMS}</td>
<td>4000</td>
<td>6500</td>
</tr>
</tbody>
</table>

Table 2: Preferred blocking voltage ratings for high power semiconductors used in 2-level VSIs

#### 3.3 Voltage source 3-level inverter

Due to the 3-level connection, each semiconductor will only see half of the total DC-voltage. The required DC-voltage as a function of the supply voltage is calculated using Eqn 4.

\[
V_{DC} = \frac{V_{NOMRMS} \sqrt{2} \left( 1 + \frac{x}{100} \right)}{2} \tag{Eqn 4}
\]

where \( V_{DC} \) is the DC-voltage per device and \( x \) is an over voltage factor which depends on the application. For industrial networks, typically \( x = 15 \) percent and for traction networks, typically, \( x = 20 \) percent.

To calculate the required repetitive voltage rating, again, Eqn 3 is used: \( V_{DR} = V_{DR(AC)} \left( 1 + \frac{y}{100} \right) \)

where \( y \) is a safety factor that has to be selected based on switching conditions and stray inductances. For high stray inductances the safety margin is typically 70 percent. The preferred device rating is then normally selected as the next highest standard device voltage rating.

Using Eqn 3 and 4, the preferred voltage ratings for the high power semiconductor at standard line voltages are shown in Table 3.

### Table 3: Preferred blocking voltage ratings for high power semiconductors used in 3-level VSIs

<table>
<thead>
<tr>
<th>Nominal line voltage (V)</th>
<th>Nominal DC-link voltage for cosmic ray blocking voltage (V)</th>
<th>Preferred repetitive voltage rating (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>2300 V_{RMS}</td>
<td>1900</td>
<td>3300</td>
</tr>
<tr>
<td>3000 V_{DC}</td>
<td>2000</td>
<td>3300</td>
</tr>
<tr>
<td>3000 V_{RMS}</td>
<td>2700</td>
<td>4500</td>
</tr>
<tr>
<td>4160 V_{RMS}</td>
<td>3400</td>
<td>5500</td>
</tr>
<tr>
<td>6000 V_{RMS}</td>
<td>4900</td>
<td>8000</td>
</tr>
<tr>
<td>6800 V_{RMS}</td>
<td>5400</td>
<td>8500</td>
</tr>
<tr>
<td>6900 V_{RMS}</td>
<td>5600</td>
<td>9000</td>
</tr>
<tr>
<td>7200 V_{RMS}</td>
<td>5900</td>
<td>9500</td>
</tr>
</tbody>
</table>

Table 3: Preferred blocking voltage ratings for high power semiconductors used in 3-level VSIs

#### 3.4 Current source inverters

Since a CSI operates at AC rather than DC voltage, the semiconductor voltage ratings are determined differently from those of a VSI. For the cosmic ray withstand voltage, normally the AC-peak voltage over the device is selected. It is calculated using Eqn 5.

\[
V_{ACpeak} = \frac{V_{NOMRMS} \times \sqrt{2} \times \left( 1 + \frac{x}{100} \right)}{2} \tag{Eqn 5}
\]

where \( x \) is an over voltage factor that depends on the application. For industrial networks, typically, \( x = 15 \) percent.

To calculate the required repetitive voltage rating, Eqn 6 is used:

\[
V_{DR} = V_{ACpeak} \left( 1 + \frac{y}{100} \right) \tag{Eqn 6}
\]

#### 3.5 Voltage ratings for active front-end converters

It is increasingly the case that inverter devices are used in inverters for Active Front-End rectification. This implies that inverter devices might also have to be specified in the same way as converter thyristors, e.g. with a \( V_{DSRMS} \) rating. This is currently not the case since Turn-off Devices (ToDs such as IGCTs, IGBTs and GTOs), being significantly more costly than thyristors, tend to be fitted with adequate protection such as filters and continue to be perceived as operating in the Controlled Environment. This being the case, symmetric (reverse blocking) devices such as RB-IGCTs (or «SGCTs») will ultimately need a return to the \( V_{DSRMS} \) rating as a clear specification of their blocking stability and cosmic ray withstand capability in the same way that asymmetric devices have DC voltage ratings.

#### 4 References

1) IEC 60664-1 (1992) «Insulation Co-ordination Within Low-Voltage Systems»
2) IEC 60747 «Semiconductor Devices»
3) IEEE C62.41-1991 «IEEE Recommended Practice on Surge Voltages in Low Voltage AC Power Circuits»
4) SSYA2020 «Design of RC Snubbers for Phase Control Applications»
5) SSYA2032 «Applying IGCTs»
6) SSYA2042 «Failure rate of HiPak modules due to cosmic rays»
7) SSYA2046 «Failure rates of IGCTs due to cosmic rays»

#### 5 Revision history

<table>
<thead>
<tr>
<th>Version</th>
<th>Change</th>
<th>Authors</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td></td>
<td>Björn Backlund</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Eric Carroll</td>
</tr>
</tbody>
</table>
Contact us

ABB Switzerland Ltd
Semiconductors
Fabrikstrasse 3
CH-5600 Lenzburg
Switzerland
Tel:  +41 58 586 14 19
Fax:  +41 58 586 13 06
E-Mail:  abbsem@ch.abb.com
www.abb.com/semiconductors
m.abb.com

Note
We reserve the right to make technical changes or to modify the contents of this document without prior notice.
We reserve all rights in this document and the information contained therein. Any reproduction or utilisation of this document or parts thereof for commercial purposes without our prior written consent is forbidden.
Any liability for use of our products contrary to the instructions in this document is excluded.